-
1
-
-
85027615245
-
Automatic decomposition of scientific programs for parallel execution
-
Munich, Jan
-
J. Allen, D. Callahan, and K. Kennedy. Automatic decomposition of scientific programs for parallel execution. In PoPL’87, pages 63–76, Munich, Jan. 1987.
-
(1987)
PoPL’87
, pp. 63-76
-
-
Allen, J.1
Callahan, D.2
Kennedy, K.3
-
2
-
-
0032066690
-
Loop parallelization algorithms: Fromparallelismextraction to code generation
-
1998, Special issue on Languages and Compilers for Parallel Computers
-
P. Boulet, A. Darte, G.-A. Silber, and F. Vivien. Loop parallelization algorithms: Fromparallelismextraction to code generation. Journal of Parallel Computing, 24(3), 1998. Special issue on Languages and Compilers for Parallel Computers.
-
Journal of Parallel Computing
, vol.24
, Issue.3
-
-
Boulet, P.1
Darte, A.2
Silber, G.-A.3
Vivien, F.4
-
3
-
-
0342782294
-
Construction of DO loops fromsystems of affine constraints
-
J.-F. Collard, P. Feautrier, and T. Risset. Construction of DO loops fromsystems of affine constraints. Parallel Processing Letters (PPL), 5(3):421–436, Sept. 1995.
-
(1995)
Parallel Processing Letters (PPL)
, vol.5
, Issue.3
, pp. 421-436
-
-
Collard, J.-F.1
Feautrier, P.2
Risset, T.3
-
4
-
-
0033359181
-
On the complexity of loop fusion
-
Newport Beach, CA
-
A. Darte. On the complexity of loop fusion. In PACT’99, pages 149–157, Newport Beach, CA, Oct. 1999.
-
(1999)
PACT’99
, pp. 149-157
-
-
Darte, A.1
-
5
-
-
78149249201
-
Loop shifting for loop parallelization
-
LIP, ENS-Lyon, France, May
-
A. Darte and G. Huard. Loop shifting for loop parallelization. Technical Report RR2000-22, LIP, ENS-Lyon, France, May 2000.
-
(2000)
Technical Report RR2000-22
-
-
Darte, A.1
Huard, G.2
-
6
-
-
77953423638
-
Scheduling and Automatic Parallelization
-
ISBN 0-8176-4149-1
-
A. Darte, Y. Robert, and F. Vivien. Scheduling and Automatic Parallelization. Birkhauser, 2000. ISBN 0-8176-4149-1.
-
(2000)
Birkhauser
-
-
Darte, A.1
Robert, Y.2
Vivien, F.3
-
7
-
-
0342782260
-
Combining retiming and scheduling techniques for loop parallelization and loop tiling
-
A. Darte, G.-A. Silber, and F. Vivien. Combining retiming and scheduling techniques for loop parallelization and loop tiling. PPL, 7(4):379–392, 1997.
-
(1997)
PPL
, vol.7
, Issue.4
, pp. 379-392
-
-
Darte, A.1
Silber, G.-A.2
Vivien, F.3
-
8
-
-
0001448065
-
Some efficient solutions to the affine scheduling problem, Part II
-
P. Feautrier. Some efficient solutions to the affine scheduling problem, Part II. Internationl Journal of Parallel Programming, 21(6):389–420, Dec. 1992.
-
(1992)
Internationl Journal of Parallel Programming
, vol.21
, Issue.6
, pp. 389-420
-
-
Feautrier, P.1
-
10
-
-
0028506939
-
Selecting affine mappings based on performance estimation
-
W. Kelly and B. Pugh. Selecting affine mappings based on performance estimation. Parallel Processing Letters, 4(3):205–219, Sept. 1994.
-
(1994)
Parallel Processing Letters
, vol.4
, Issue.3
, pp. 205-219
-
-
Kelly, W.1
Pugh, B.2
-
12
-
-
0025550566
-
Loop distribution with arbitrary control flow
-
Aug.
-
K. Kennedy and K. S. McKinley. Loop distribution with arbitrary control flow. In Supercomputing’90, Aug. 1990.
-
(1990)
Supercomputing’90
-
-
Kennedy, K.1
McKinley, K.S.2
-
13
-
-
0016026944
-
The parallel execution of DO loops
-
Feb
-
L. Lamport. The parallel execution of DO loops. Communications of the ACM, 17(2):83–93, Feb. 1974.
-
(1974)
Communications of the ACM
, vol.17
, Issue.2
, pp. 83-93
-
-
Lamport, L.1
-
14
-
-
72049084826
-
Polynomial-time nested loop fusion with full parallelism
-
Bloomingdale, IL
-
C. Lang, N. Passos, and E. Sha. Polynomial-time nested loop fusion with full parallelism. In ICPP’96, volume 3, pages 9–16, Bloomingdale, IL, 1996.
-
(1996)
ICPP’96
, vol.3
, pp. 9-16
-
-
Lang, C.1
Passos, N.2
Sha, E.3
-
15
-
-
33746763910
-
Retiming synchronous circuitry
-
C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1):5–35, 1991.
-
(1991)
Algorithmica
, vol.6
, Issue.1
, pp. 5-35
-
-
Leiserson, C.E.1
Saxe, J.B.2
-
16
-
-
84937499126
-
Maximizing parallelism and minimizing synchronization with affine transforms
-
ACM Press, Jan
-
A. W. Lim and M. S. Lam. Maximizing parallelism and minimizing synchronization with affine transforms. In PoPL’97. ACM Press, Jan. 1997.
-
PoPL’97
, pp. 1997
-
-
Lim, A.W.1
Lam, M.S.2
-
17
-
-
0001465739
-
Maximizing loop parallelism and improving data locality via loop fusion and distribution
-
Springer-Verlag
-
K. S. McKinley and K. Kennedy. Maximizing loop parallelism and improving data locality via loop fusion and distribution. LCPC’93, volume 768 of Lecture Notes in Computer Science, pages 301–320. Springer-Verlag, 1993.
-
(1993)
LCPC’93, Volume 768 of Lecture Notes in Computer Science
, pp. 301-320
-
-
McKinley, K.S.1
Kennedy, K.2
-
18
-
-
84937422529
-
Cycle shrinking by dependence reduction
-
of Lecture Notes in Computer Science, Springer-Verlag
-
K. Okuda. Cycle shrinking by dependence reduction. In Euro-Par’96, volume 1123 of Lecture Notes in Computer Science, pages 398–401. Springer-Verlag, 1996.
-
(1996)
Euro-Par’96
, vol.1123
, pp. 398-401
-
-
Okuda, K.1
-
20
-
-
0024716237
-
Minimum distance: A method for partitioning recurrences for multiprocessors
-
J. K. Peir and R. Cytron. Minimum distance: A method for partitioning recurrences for multiprocessors. IEEE Trans. on Computers, 38(8):1203–1211, Aug. 1989.
-
(1989)
IEEE Trans. On Computers
, vol.38
, Issue.8
, pp. 1203-1211
-
-
Peir, J.K.1
Cytron, R.2
-
21
-
-
0034299275
-
Generation of efficient nested loops from polyhedra
-
F. Quilleré, S. Rajopadhye, and D. Wilde. Generation of efficient nested loops from polyhedra. International Journal of Parallel Programming, 28(5):469–498, 2000.
-
(2000)
International Journal of Parallel Programming
, vol.28
, Issue.5
, pp. 469-498
-
-
Quilleré, F.1
Rajopadhye, S.2
Wilde, D.3
-
22
-
-
0033713032
-
High-level synthesis of nonprogrammable hardware accelerators
-
R. Schreiber, S. Aditya, B. R. Rau, V. Kathail, S. Mahlke, S. Abraham, and G. Snider. High-level synthesis of nonprogrammable hardware accelerators. In Application-Specific Systems, Architectures, and Processors, pages 113–124, 2000.
-
(2000)
Application-Specific Systems, Architectures, and Processors
, pp. 113-124
-
-
Schreiber, R.1
Aditya, S.2
Rau, B.R.3
Kathail, V.4
Mahlke, S.5
Abraham, S.6
Snider, G.7
-
23
-
-
0026232450
-
A loop transformation theory and an algorithm to maximize parallelism
-
Oct
-
M. E. Wolf and M. S. Lam. A loop transformation theory and an algorithm to maximize parallelism. IEEE TPDS, 2(4):452–471, Oct. 1991.
-
(1991)
IEEE TPDS
, vol.2
, Issue.4
, pp. 452-471
-
-
Wolf, M.E.1
Lam, M.S.2
|