A picopower temperature-compensated, subthreshold CMOS voltage reference

International Journal of Circuit Theory and Applications

Volumn 42, Issue 12, 2014, Pages 1306-1318

  Albano, Domenico ^a   Crupi, Felice ^a   Cucchi, Francesca ^b   Iannaccone, Giuseppe ^a  

^a UNIVERSITY OF CALABRIA   (Italy)

^b UNIVERSITY OF PISA   (Italy)

Author keywords

CMOS analog design; Subthreshold circuit; Temperature compensation; Variability aware design; Voltage reference

Indexed keywords

THRESHOLD VOLTAGE; TRANSISTORS; VOLTAGE MEASUREMENT;

CMOS ANALOG; SUB-THRESHOLD CIRCUITS; TEMPERATURE COMPENSATION; VARIABILITY-AWARE DESIGN; VOLTAGE REFERENCE;

CMOS INTEGRATED CIRCUITS;

EID: 84918550122     PISSN: 00989886     EISSN: 1097007X     Source Type: Journal    
DOI: 10.1002/cta.1925     Document Type: Article

References (22)

1. Wang A, Highsmith CB, Chandrakasan AP. Sub-threshold Design for Ultra Low-Power Systems. Springer: New York, 2006.
2. Widlar RJ. New developments in IC voltage regulators. IEEE Journal of Solid-State Circuits 1971; 6(1):2-7.
3. Junfeng G, Yiqiang Z, Hongliang Z. A high-order curvature-corrected CMOS bandgap voltage reference with constant current technique. International Journal of Circuit Theory and Applications 2012; doi: 10.1002/cta.1836
4. Song BS, Gray PR. A precision curvature-compensated CMOS bandgap reference. IEEE Journal of Solid-State Circuits 1983; 18(6):634-643.
5. Banba H, Shiga H, Umezawa A, Miyaba T, Tanzawa T, Atsumi S, Sakui K. A CMOS bandgap reference circuit with sub-1-V operation. IEEE Journal of Solid-State Circuits 1999; 34(5):670-674.
6. Hirose T, Ueno K, Kuroki N, Numa M. A CMOS bandgap and sub-bandgap voltage reference circuits for nanowatt power LSIs. IEEE Asian Solid-State Circuits Conference (A-SSCC) 2010; 8-10: 1-4.
7. Liang CJ, Chung CC, Lin H. A low-voltage band-gap reference circuit with second-order analyses. International Journal of Circuit Theory and Applications 2010; 39(12):1247-1256.
8. Tsitouras A, Plessas F, Birbas M, Kikidis J, Kalivas G. A sub-1V supply CMOS voltage reference generator. International Journal of Circuit Theory and Applications 2012; 40(12):745-758.
9. Song BS, Gray PR. Threshold-voltage temperature drift in ion-implanted MOS transistors. IEEE Journal of Solid- State Circuits 1982; 17(2):291-298.
10. Leung KN, Mok PTK. A CMOS voltage reference based on weighted δVGS for CMOS low-dropout linear regulators. IEEE Journal of Solid-State Circuits 2003; 38(1):146-150.
11. De Vita G, Iannaccone G, Andreani P. A 300 nW, 12 ppm/°C voltage reference in a digital 0.35 mm CMOS process. Digital Technical Papers Symposium on VLSI Circuits 2006; 81-82.
12. De Vita G, Iannaccone G. A Sub-1-V, 10 ppm/°C, Nanopower Voltage Reference Generator. IEEE Journal of Solid- State Circuits 2007; 42(7):1536-1542.
13. Yan W, Li W, Liu R. Nanopower CMOS sub-bandgap reference with 11 ppm/°C temperature coefficient. Electronics Letters 2009; 45(12):627-629.
14. Ueno K, Hirose T, Asai T, Amemiya Y. A 300 nW, 15 ppm/°C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs. IEEE Journal of Solid-State Circuits 2009; 44(7):2047-2054.
15. Huang PH, Lin H, Lin YT. A simple subthreshold CMOS voltage reference circuit with channel length modulation compensation. IEEE Transactions on Circuits and Systems-II: Express Briefs 2006; 53(9):882-885.
16. Wang H, Ye Q. A CMOS voltage reference without resistors for ultra-low power applications. ASIC 2007, ASICON07, 7th International Conference on 22-25 Oct 2007; 526-529.
17. Magnelli L, Crupi F, Corsonello P, Pace C, Iannaccone G. A 2.6 nW, 0.45V Temperature Compensated Subthreshold CMOS Voltage Reference. IEEE Journal of Solid-State Circuits 2011; 46(2):465-474.
18. Seok M, Kim G, Blaauw D, Sylvester D. A portable 2-transistor picowatt temperature-compensated voltage reference operationg at 0.5 V. IEEE Journal of Solid-State Circuits 2012; 47(10):2534-2545.
19. Bucher M, Lallement C, Enz C, Théodoloz F, Krummenacher F. The EPFL-EKV MOSFET model equations for simulation, version 2.6. Technical Report, EPFL, July 1998, Revision II; (Online), http://legwww.epfl.ch/ekv/
20. Huang JH, Liu ZH, Jeng MC, Ko PK, Hu C. A Physical Model for MOSFET Output Resistance. International Electron Devices Meeting (IEDM), Technical Digest 13-16 Dec. 1992; 569-572.
21. Pelgrom M, Duinmaijer A, Welbers A. Matching properties of MOS transistors. IEEE Journal of Solid-State Circuits 1989. 24(1):1433-1439.
22. Hastings A. The Art of Analog Layout. Englewood Cliffs, Prentice-Hall: New Jersey, 2001.