Improving formal timing analysis of switched Ethernet by exploiting traffic stream correlations

2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2014

Volumn , Issue , 2014, Pages

  Thiele, Daniel ^a   Axer, Philip ^a   Ernst, Rolf ^a   Seyler, Jan R ^b  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

^b MERCEDES BENZ AG   (Germany)

Author keywords

Automotive Ethernet; Ethernet; Formal performance analysis; Real time systems

Indexed keywords

ACCIDENT PREVENTION; AUTOMOBILE DRIVERS; DISTRIBUTED DATABASE SYSTEMS; DISTRIBUTED PARAMETER CONTROL SYSTEMS; ETHERNET; FORMAL METHODS; HARDWARE-SOFTWARE CODESIGN; INTERACTIVE COMPUTER SYSTEMS; TIMING CIRCUITS;

DISTRIBUTED SYSTEMS; DRIVER ASSISTANCE SYSTEM; EMBEDDED APPLICATION; END TO END LATENCIES; ETHERNET NETWORKS; INDUSTRIAL CONTROLS; PERFORMANCE ANALYSIS; SWITCHED ETHERNET;

REAL TIME SYSTEMS;

EID: 84910660768     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2656075.2656090     Document Type: Conference Paper

References (19)

1. P. Axer, D. Thiele, R. Ernst, and J. Diemer. Exploiting shaper context to improve performance bounds of ethernet avb networks. In Proceedings of DAC, San Francisco, 2014.
2. H. Bauer, J.-L. Scharbarg, and C. Fraboul. Improving the worst-case delay analysis of an afdx network using an optimized trajectory approach. Industrial Informatics, IEEE Transactions on, 6(4), Nov 2010.
3. R. I. Davis and A. Burns. Controller Area Network (CAN) Schedulability Analysis: Refuted, Revisited and Revised. Real-Time Systems, 35, 2007.
4. J. Diemer, P. Axer, and R. Ernst. Compositional Performance Analysis in Python with pyCPA. In Int. Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems, 2012.
5. J. Diemer, J. Rox, and R. Ernst. Modeling of Ethernet AVB Networks for Worst-Case Timing Analysis. In MATHMOD - Vienna International Conference on Mathematical Modelling, Vienna, Austria, 2012.
6. J. Diemer, D. Thiele, and R. Ernst. Formal Worst-Case Timing Analysis of Ethernet Topologies with Strict-Priority and AVB Switching. In IEEE International Symposium on Industrial Embedded Systems, 2012.
7. J. Gutiérrez, J. Palencia, and M. González Harbour. Holistic schedulability analysis for multipacket messages in afdx networks. Real-Time Systems, 2014.
8. R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System Level Performance Analysis - the SymTA/S Approach. In IEE Proceedings Computers and Digital Techniques, 2005.
9. J. Imtiaz, J. Jasperneite, and L. Han. A performance study of Ethernet Audio Video Bridging (AVB) for Industrial real-time communication. In IEEE Conference on Emerging Technologies Factory Automation, 2009.
10. G. Kemayo, F. Ridouard, H. Bauer, and P. Richard. Optimistic problems in the trajectory approach in fifo context. In IEEE Conference on Emerging Technologies Factory Automation (ETFA), 2013.
11. X. Li, J.-L. Scharbarg, and C. Fraboul. Improving end-to-end delay upper bounds on an afdx network by integrating offsets in worst-case analysis. In IEEE Conference on Emerging Technologies and Factory Automation (ETFA), 2010.
12. J. Palencia and M. González Harbour. Offset-based response time analysis of distributed systems scheduled under EDF. In Proceedings of the Euromicro Conference on Real-Time Systems, July 2003.
13. K. Revsbech, H. Schiøler, T. K. Madsen, and J. J. Nielsen. Worst-case traversal time modelling of Ethernet based in-car networks using real time calculus. In Proceedings of the international conferences on Smart spaces and next generation wired/wireless networking, NEW2AN'11/ruSMART'11. Springer-Verlag, 2011.
14. J. Rox and R. Ernst. Exploiting inter-event stream correlations between output event streams of non-preemptively scheduled tasks. In Proc. Design, Automation and Test in Europe (DATE 2010), 2010.
15. J. Rox and R. Ernst. Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures. In SAE World Congress, volume System Level Architecture Design Tools and Methods (AE318), 2010.
16. S. Schliecker, J. Rox, M. Ivers, and R. Ernst. Providing Accurate Event Models for the Analysis of Heterogeneous Multiprocessor Systems. In Proc. 6th International Conference on Hardware Software Codesign and System Synthesis (CODES-ISSS), Atlanta, GA, oct 2008.
17. D. Thiele, J. Diemer, P. Axer, R. Ernst, and J. Seyler. Improved formal worst-case timing analysis of weighted round robin scheduling for ethernet. In In Proc. of CODES+ISSS, Montreal, Canada, 2013.
18. L. Thiele, S. Chakraborty, and M. Naedele. Real-time calculus for scheduling hard real-time systems. In The 27th Annual International Symposium on Computer Architecture (ISCA), volume 4, 2000.
19. K. W. Tindell, A. Burns, and A. J. Wellings. An extensible approach for analysing fixed priority hard real-time tasks. RTSS, 1994.