BigKernel - High performance CPU-GPU communication pipelining for big data-style applications

Proceedings of the International Parallel and Distributed Processing Symposium, IPDPS

Volumn , Issue , 2014, Pages 819-828

  Mokhtari, Reza ^a   Stumm, Michael ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

communication; CPU; GPU; optimization; stream processing

Indexed keywords

COMMUNICATION; DISTRIBUTED PARAMETER NETWORKS; OPTIMIZATION; PROGRAM COMPILERS;

COMPILER TRANSFORMATIONS; CPU; GPU; HARDWARE ARCHITECTURE; LIMITED BANDWIDTH; MEMORY BANDWIDTHS; PROGRAMMING MODELS; STREAM PROCESSING;

BIG DATA;

EID: 84906695225     PISSN: 15302075     EISSN: 23321237     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2014.89     Document Type: Conference Paper

References (20)

1. M. Bauer, H. Cook, and B. Khailany. cudaDMA: Optimizing GPU Memory Bandwidth via Warp Specialization. In Proc. 2011 Intl. Conf. for High Performance Computing, Networking, Storage and Analysis (SC), pages 12:1-12:11, 2011.
2. J. Chapman, I. Ho, S. Sunkara, S. Luo, G. Schroth, and D. Rokhsar. Meraculous: De Novo Genome Assembly with Short Paired-End Reads. PLoS ONE, (8):e23501, 2011.
3. S. Chen and S. Schlosser. Map-reduce Meets Wider Varieties of Applications. Intel Research Pittsburgh, Tech. Rep. IRP-TR-08-05, 2008.
4. R. Das, M. Uysal, J. Saltz, and Y. Hwang. Communication Optimizations for Irregular Scientific Computations on Distributed Memory Architectures. Journal of Parallel and Distributed Computing, pages 462-478, 1994.
5. I. Gelado, J. Stone, J. Cabezas, S. Patel, N. Navarro, and W. Hwu. An Asymmetric Distributed Shared Memory Model for Heterogeneous Parallel Systems. In Proc. 15th Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 347-358, 2010.
6. C. Gregg and K. Hazelwood. Where is the Data? Why You Cannot Debate CPU vs. GPU Performance Without the Answer. In Proc. IEEE Intl. Symp. on Performance Analysis of Systems and Software (ISPASS), pages 134-144, 2011.
7. A. Hagiescu, H. Huynh, W. Wong, and R. Goh. Automated Architecture-Aware Mapping of Streaming Applications onto GPUs. In Proc. 25th IEEE Intl. Parallel Distributed Processing Symp. (IPDPS), pages 467-478, 2011.
8. T. Han and T. Abdelrahman. hiCUDA: a High-level Directive-based Language for GPU Programming. In Proc. 2nd Workshop on General Purpose Processing on Graphics Processing Units (GPGPU), pages 52-61, 2009.
9. H. Huynh, A. Hagiescu, W. Wong, and R. Goh. Scalable Framework for Mapping Streaming Applications onto Multi-GPU Systems. In Proc. 17th Symp. on Principles and Practice of Parallel Programming (PPoPP), pages 1-10, 2012.
10. T. Jablin, J. Jablin, P. Prabhu, F. Liu, and D. August. Dynamically managed data for CPU-GPU architectures. In Proc. 10th Intl. Symp. on Code Generation and Optimization (CGO), pages 165-174, 2012.
11. T. Jablin, P. Prabhu, J. Jablin, N. Johnson, S. Beard, and D. August. Automatic CPU-GPU Communication Management and Optimization. In Proc. 32nd Conf. on Programming Language Design and Implementation (PLDI), pages 142-151, 2011.
12. T. Komoda, S. Miwa, and H. Nakamura. Communication Library to Overlap Computation and Communication for OpenCL Application. In Proc. 26th IEEE Intl. Parallel and Distributed Processing Symp. Workshops PhD Forum (IPDPSW), pages 567-573, 2012.
13. S. Lee, S. Min, and R. Eigenmann. OpenMP to GPGPU: a Compiler Framework for Automatic Translation and Optimization. In Proc. 14th Symp. on Principles and Practice of Parallel Programming (PPoPP), pages 101-110, 2009.
14. S. Pai, R. Govindarajan, and M. Thazhuthaveetil. Fast and Efficient Automatic Memory Management for GPUs Using Compiler-assisted Runtime Coherence Scheme. In Proc. 21st Intl. Conf. on Parallel Architectures and Compilation Techniques (PACT), pages 33-42, 2012.
15. S. Sharma, R. Ponnusamy, B. Moon, Y. Hwang, R. Das, and J. Saltz. Run-time and Compile-time Support for Adaptive Irregular Problems. In Proc. of the 1994 Conf. on Supercomputing, pages 97-106, 1994.
16. S. Ueng, M. Lathara, S. Baghsorkhi, and W. Hwu. CUDA-Lite: Reducing GPU Programming Complexity. In Languages and Compilers for Parallel Computing, volume 5335, pages 1-15. 2008.
17. T. Wilson, P. Hoffmann, S. Somasundaran, J. Kessler, J. Wiebe, Y. Choi, C. Cardie, E. Riloff, and S. Patwardhan. OpinionFinder: a System for Subjectivity Analysis. In Proc. HLT/EMNLP on Interactive Demonstrations, HLT-Demo '05, pages 34-35, 2005.
18. Y. Yan, M. Grossman, and V. Sarkar. JCUDA: A Programmer-Friendly Interface for Accelerating Java Programs with CUDA. In Euro-Par 2009 Parallel Processing, volume 5704 of Lecture Notes in Computer Science, pages 887-899. 2009.
19. Y. Yang, P. Xiang, J. Kong, and H. Zhou. A GPGPU Compiler for Cemory Cptimization and Carallelism Canagement. In Proc. 2010 Conf. on Programming Language Design and Implementation (PLDI), pages 86-97, 2010.
20. E. Zhang, Y. Jiang, Z. Guo, K. Tian, and X. Shen. On-the-fly Elimination of Dynamic Irregularities for GPU Computing. In Proc. 16th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 369-380, 2011.