A Top-Down method for performance analysis and counters architecture

ISPASS 2014 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2014, Pages 35-44

  Yasin, Ahmad ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HIERARCHICAL APPROACH; MICRO ARCHITECTURES; OUT-OF-ORDER PROCESSORS; PERFORMANCE ANALYSIS; PERFORMANCE BOTTLENECKS; PERFORMANCE COUNTERS; SOFTWARE OPTIMIZATION; WORKLOAD DIVERSITIES;

COMPUTER ARCHITECTURE;

EID: 84904497623     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2014.6844459     Document Type: Conference Paper

References (13)

1. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith, "A performance counter architecture for computing accurate CPI components," in ACM SIGOPS Operating Systems Review, 2006, vol. 40, pp. 175-184.
2. Intel Corporation, "Intel® VTuneTM Amplifier XE 2013." [Online].
3. A. Carvalho, "The New Linux 'perf' tools," presented at the Linux Kongress, 2010.
4. A. Ailamaki, D. J. DeWitt, M. D. Hill, and D. A. Wood, "DBMSs on a Modern Processor: Where Does Time Go?," in Proceedings of the 25th International Conference on Very Large Data Bases, San Francisco, CA, USA, 1999, pp. 266-277.
5. D. Levinthal, "Performance Analysis Guide for Intel Core i7 Processor and Intel® Xeon 5500 processors." Intel, 2009.
6. A. Mericas, Vianney, Duc, Maron, Bill, Thomas Chen, Steve Kunkel, and Bret Olszewski, "CPI analysis on POWER5, Part 2: Introducing the CPI breakdown model," 2006. [Online]
7. Intel Corporation, "Intel® 64 and IA-32 Architectures Optimization Reference Manual," Intel. [Online].
8. O. Allam, S. Eyerman, and L. Eeckhout, "An efficient CPI stack counter architecture for superscalar processors," in GLSVLSI, 2012.
9. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith, "A top-down approach to architecting CPI component performance counters," Micro, IEEE, vol. 27, no. 1, pp. 84-93, 2007.
10. Intel Corporation, "Intel® 64 and IA-32 Architectures Software Developer Manuals," 2013. [Online]
11. A. Jaleel, "Memory Characterization of Workloads Using Instrumentation-Driven Simulation," 2010. [Online]. Available: http://www.jaleels.org/ajaleel/workload/.
12. D. Eklov, N. Nikoleris, and E. Hagersten, "A Profiling Method for Analyzing Scalability Bottlenecks on Multicores," 2012.
13. X. Liu and J. Mellor-Crummey, "Pinpointing data locality bottlenecks with low overhead," in Performance Analysis of Systems and Software (ISPASS), 2013 IEEE International Symposium on, 2013, pp. 183-193.