Low power motion estimation algorithm based on temporal correlation and its architecture

6th International Symposium on Signal Processing and Its Applications, ISSPA 2001 - Proceedings; 6 Tutorials in Communications, Image Processing and Signal Analysis

Volumn 2, Issue , 2001, Pages 647-650

  Han, Sun Hyoung ^a   Kwon, Sung Woo ^b   Lee, Tae Young ^a   Lee, Moon Key ^b  

^a Hynix Semiconductor Inc   (South Korea)

^b Yonsei University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; SIGNAL PROCESSING; VIDEO CONFERENCING;

COMPUTATIONAL POWER; FAST MOTION ESTIMATION ALGORITHM; FAST SEARCH ALGORITHM; FOUR STEP SEARCHES; HARDWARE PERFORMANCE; MOTION ESTIMATION ALGORITHM; PROCESSING ELEMENTS; TEMPORAL CORRELATIONS;

MOTION ESTIMATION;

EID: 84904334153     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSPA.2001.950228     Document Type: Conference Paper

References (6)

1. Kneip J., Bauer S., Vollmer J., Schmale B., Kuhn P., "The MPEG-4 video coding standard-A VLSI point of view" IEEE Workshop on Signal Processing Systems (SiPS), Cambridge, MA, USA, Oct 1998
2. Lai-Man Po, Wing-chung Ma "A novel Four-Step Search Algorithm for fast blockmatching", IEEE Transactions on Circuits and Systems for Video Technology, vol. 6, no. 3, Jun. 1996, pp. 313-317
3. M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, H. Arakida "A 60-MHz 240-mW MPEG4 Videophone LSI with 16-Mb Embedded DRAM", IEEE Journal of Solid State Cirduits, Vol. 35, No. 11, Nov., 2000, pp. 1713-1721
4. T. Koga, K. Iinuma, A. Hirano, Y. Ijima, T. Ishiguro "Motion compensated interframe coding for video conferencing", Proc. NTC 81, pp. C9. 6. 1-9. 6. 5
5. YK. Ko, HG. Kim, JW. Lee, Young-Ro Kim, HC. Oh. "New motion estimation algorithm based on bit-plane matching and its VLSI implementation" IEEE TENCON 1999, pp. 848-851
6. T. Komafek, P. Pirsch "Array Architecture for Block Matching Algorithms" IEEE Transactions on Circuit and Systems, Vol. 36, NO. 10, Oct. 1989.