A new seven level symmetric inverter with reduced number of switches and DC sources

2014 International Conference on Advances in Electrical Engineering, ICAEE 2014

Volumn , Issue , 2014, Pages

  Balamurugan, M ^a   Gnana Prakash, M ^a   Umashankar, S ^a  

^a VIT UNIVERSITY   (India)

Author keywords

Multilevel inverters; PWM technique; Total harmonic distortion

Indexed keywords

ELECTRICAL ENGINEERING; FAST FOURIER TRANSFORMS; TOPOLOGY;

HARMONIC SPECTRUM; HIGH POWER APPLICATIONS; MATLAB /SIMULINK; MULTILEVEL INVERTER; NUMBER OF SWITCHES; PERFORMANCE PARAMETERS; PWM TECHNIQUES; TOTAL HARMONIC DISTORTION (THD);

ELECTRIC INVERTERS;

EID: 84904152547     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICAEE.2014.6838484     Document Type: Conference Paper

References (14)

1. Ebrahim Babaei, "A Cascade Multilevel Converter Topology With Reduced Number of Switches", IEEE Trans. on Power electronics, Vol.23, No. 6, pp. 2657-2664, 2008G.
2. O.L. Jimenez, R.A. Vargas, J. Aguayo, J.E. Arau, G. Vela, A. Claudio, "THD in cascaded multi-level inverters symmetric& asymmetric", 2011 Electronics, Robotics & automotive mechanics conference.
3. P. Palanivel, S.S. Dash, "Analysis of THD and output voltage performance for CMLI using carrier PWM", IET Power Electronics, 2011.
4. M.F. Kangarlu, E. Babaei, S, Laali, "Symmetric multilevel inverters with reduced components based on non isolated dc sources", IET Power Electron., 2012, Vol.5, pp. 571-581.
5. Mathew, A., Sujyothi, P., Balekar, M., Umashankar, S., Nithya, V.G. and Sreedevi, T.S., 2013. Comparative Evaluation of multilevel modular inverter topologies. International Journal of Applied Engineering Research, 8(3), pp. 359-368.
6. Chandra, S., Bhalekar, M. and Umashankar, S., 2013. DSP based hardware implementation of H-bridge inverter using bipolar SPWM technique. International Journal of Applied Engineering Research, 8(1), pp. 55-65.
7. Jacob James Nedumgatt, Vijayakumar D., A. Kirubakaran, Umashankar S. "A Multilevel Inverter with Reduced Number of Switches", 2012 IEEE Students' Conference on Electrical, Electronics and Computer Science.
8. T.V.V.S. Lakshmi, Noby George, Nanditha Sundaresan, Harisankar.M.A, Umashankar.S, "Cascaded seven level inverter with reduced number of switches using level shifting PWM technique." 2013 International Conference on Power, Energy and Control (ICPECT).
9. Rokan Ali Ahmed, S. Mekhilef, Hew Wooi Ping, "New multilevel inverter topology with reduced number of switches", Proceedings of the 14th International Middle East Power Systems Conference (MEPCON'10), Cairo University, Egypt, December 19-21, 2010.
10. S. Umashankar, T. S. Sreedevi, V. G. Nithya, and D. Vijayakumar, "A New 7-Level Symmetric Multilevel Inverter with Minimum Number of Switches," ISRN Electronics, vol. 2013, Article ID 476876, 8 pages, 2013.
11. Sreedevi, T.S., Nithya, V.G., Chandra, S., Umashankar, S., Mathew, A. and Sujyothi, P., 2013. Investigation of multi-level cascaded Hbridge inverters using multi-carrier PWM techniques.International Journal of Applied Engineering Research, 8(3), pp. 369-379.
12. D. Mohan, Sreejith.B. Kurub, "Performance analysis of SPWM control strategies using 13 level cascaded MLI", IEEE international conference on advances in engineering science &management(ICAESM 2012).
13. M. H. Rashid, "Power Electronics:Circuits, devices and applications.Third Edition, Prentice Hall, 2004.
14. Ned mohan, Tore.M, undeland, and William.P. Robbins "power electronics, converters, Applications and Design", Third edition, New Delhi, Wiley India (P.)Ltd. Reprint.