Bit-error-rate characterization of silicon four-wave-mixing wavelength converters at 10 and 40 Gb/s

Optics InfoBase Conference Papers

Volumn , Issue , 2008, Pages

  Lee, Benjamin G ^a   Biberman, Aleksandr ^a   Foster, Mark A ^b   Turner, Amy C ^b   Lipson, Michal ^b   Gaeta, Alexander L ^b   Bergman, Keren ^a  

^a Fu Foundation School of Engineering and Applied Science   (United States)

^b School of Chemical and Molecular Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

10 GB/ S; 40 GB/S; POWER PENALTY; WAVELENGTH CONVERTER; WAVELENGTH RANGES;

SILICON;

EID: 84898616556     PISSN: None     EISSN: 21622701     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. C. Gunn, "CMOS photonics for high-speed interconnects," IEEE Micro 26, (2) 58-66 (2006).
2. A. Shacham et al., "On the design of a photonic network-on-chip," in Proc. 1st Int. Symp. on Networks-on-Chip (NOCS), paper 2.1 (2007).
3. K. Yamada, "All-optical efficient wavelength conversion using silicon photonic wire waveguide," IEEE Photon. Technol. Lett. 18, 1046-1048 (2006).
4. M. A. Foster et al., "Broad-band continuous-wave parametric wavelength conversion in silicon nanowaveguides," Optics Exp. 15, 12949-12958 (2007).
5. Y.-H. Kuo et al., "Demonstration of wavelength conversion at 40 Gb/s data rate in silicon waveguides," Optics Exp. 14, 11721-11726 (2006).
6. M. A. Foster et al., "Broad-band optical parametric gain on a silicon photonic chip," Nature 441, 960-963 (2006).
7. R. Salem et al., "Signal regeneration using low-power four-wave mixing on silicon chip," Nature Photonics 2, 35-38 (2008).
8. M. J. O'Mahoney et al., "Future optical networks," J. Lightw. Technol. 24, 4684-4696 (2006).