|
Volumn 1275, Issue , 1997, Pages 49-67
|
A hybrid approach to verifying liveness in a symmetric multi-processor
|
Author keywords
[No Author keywords available]
|
Indexed keywords
FORMAL VERIFICATION;
MODEL CHECKING;
MULTIPROCESSING SYSTEMS;
BUS ARBITRATION;
EXISTING SYSTEMS;
HEWLETT-PACKARD;
HYBRID APPROACH;
MULTI PROCESSOR SYSTEMS;
MULTI-PROCESSORS;
SYMMETRIC MULTI-PROCESSORS;
VERIFICATION METHODOLOGY;
THEOREM PROVING;
|
EID: 84896897196
PISSN: 03029743
EISSN: 16113349
Source Type: Book Series
DOI: 10.1007/bfb0028385 Document Type: Conference Paper |
Times cited : (12)
|
References (10)
|