Higher-level techniques for hardware description and synthesis

International Journal on Software Tools for Technology Transfer

Volumn 4, Issue 3, 2003, Pages 271-297

  Mycroft, Alan ^a   Sharp, Richard ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

Behavioural hardware description; Functional languages; Hardware software co design; High level synthesis; Static allocation

Indexed keywords

FUNCTIONAL LANGUAGES; HARDWARE DESCRIPTIONS; HARDWARE/SOFTWARE CO-DESIGN; HIGH LEVEL SYNTHESIS; STATIC ALLOCATION;

DESIGN; HIGH LEVEL LANGUAGES; SEMANTICS; SPECIFICATIONS;

HARDWARE;

EID: 84896692731     PISSN: 14332779     EISSN: 14332787     Source Type: Journal    
DOI: 10.1007/s10009-002-0086-1     Document Type: Article

References (34)

1. Verilog HDL Language Reference Manual.: IEEE Draft Standard 1364, 1995
2. Van Berkel, K.: Handshake circuits: an asynchronous architecture for VLSI programming. International Series on Parallel Computation, vol. 5. Cambridge University, Cambridge, UK, 1993
3. Berry, G., Boudol, G.: The chemical abstract machine. Theo-ret Comput Sci 96:217-248, 1992
4. Burstall, R.M., Darlington, J.: A transformation system for developing recursive programs. JACM 24(1), 1979
5. Bjesse, P., Claessen, K., Sheeran, M., Singh, S.: Lava: hardware description in Haskell. In: Proc. 3rd International Conference on Functional Programming, SIGPLAN, ACM, 1998
6. Cartwright, R., Fagan, M.: Soft typing. Proc. ACM SIGPLAN Conference on Programming Language Design and Implementation, 1991
7. Celoxica.: Handel-C language datasheet. Available from Celoxica: http://www.celoxica.com
8. Claessen, K., Sheeran M., Singh, S.: Design and verification of a sorter core. Proc. CHARME'01, Lecture Notes in Computer Science, vol. 2144. Springer, Berlin Heidelberg New York, 2001
9. Halbwachs, N., Caspi, P., Raymond, P., Pilaud, D.: The Synchronous Dataflow Programming Language Lustre. Proc. IEEE, vol. 79(9), 1991
10. Harel, D., Pnueli, A.: On the development of reactive systems. Springer NATO ASI Series, Series F, Computer and Systems Sciences, vol. 13, 1985
11. Hennessy, J.L., Patterson, D.A.: Computer architecture: a quantitative approach. Morgan Kaufmann, San Francisco, Calif., USA, 1990
12. Hoe J. Arvind.: Hardware synthesis from term rewriting systems. In: Proc. X IFIP International Conference on VLSI, 1999
13. Inmos.: Occam 2 Reference Manual. Prentice-Hall, Englewood Cliffs, N.J., USA, 1998
14. Johnson, S., Bose, B.: DDD: A system for mechanized digital design derivation. Tech. Rep. 323, Indiana University, 1990
15. Jones, N., Gomard, C, Sestoft, P.: Partial evaluation and automatic program generation. Prentice-Hall, Englewood Cliffs, N.J., USA, 1993
16. Ku, D., De Micheli, G.: HardwareC - a language for hardware design (version 2.0). Tech. Rep. CSL-TR-90-419, Stanford University, 1990
17. Li, Y., Leeser, M.: HML: A novel hardware description language and its translation to VHDL. IEEE Trans VLSI Syst 1, 2000
18. Marlow, S., Peyton Jones, S., Moran, A., Reppy, J.: Asynchronous exceptions in Haskell. In: ACM SIGPLAN 2001 Conference on Programming Language Design and Implementation (PLDI), Sowbird, 2001
19. Matthews, J., Cook, B., Launchbury, J.: Microprocessor specification in Hawk. In: Proc. IEEE International Conference on Computer Languages, 1998
20. De Micheli, G.: Synthesis and optimization of digital circuits. McGraw-Hill, New York, 1994
21. Milner, R.: The polyadic 7r-calculus: a tutorial. Tech. Rep. ECS-LFCS-91-180, University of Edinburgh, UK, 1991
22. Milner, R., Tofte, M., Harper, R., MacQueen, D.: The definition of Standard ML (revised). MIT, Boston, Mass., USA, 1997
23. Moore, S.W., Robinson, P., Wilcox, S.P.: Rotary pipeline processors. Special Issue on Asynchronous Architectures, IEE Part-E, Comput Digital Tech 143(5), 1996
24. Morison, J.D., Clarke, A.S.: ELLA 2000: A language for electronic system design. Cambridge University, Cambridge, UK, 1994
25. Mycroft, A., Sharp, R.W.: Hardware synthesis using SAFL and application to processor design. Proc. CHARME'01, Lecture Notes in Computer Science, vol. 2144, Springer, Berlin Heidelberg New York, 2001
26. Mycroft, A., Sharp, R.: A statically allocated parallel functional language. In: Proc. International Conference on Automata, Languages and Programming, Lecture Notes in Computer Science, vol. 1853, Springer, Berlin Heidelberg New York, 2000
27. Mycroft, A., Sharp, R.: Hard ware/software Co-design Using Functional Languages. In: Proc. TACAS, Lecture Notes in Computer Science, vol. 2031, Springer, Berlin Heidelberg New York, 2001
28. O'Donnell, J.T.: Hydra: Hardware description in a functional language using recursion equations and high order combining forms. In: Milne, G.J. (ed.), The fusion of hardware design and verification, North-Holland, Amsterdam, 1988
29. Page, I.: Parameterised processor generation. In: Moore, W., Luk, W., (eds.), More FPGAs, Abingdon EE&CS, Abingdon, UK, pp. 225-237, 1993
30. Sharp, R.: Functional design using behavioural and structural components. Proc. Workshop on Designing Correct Circuits (DCC), 2002
31. Sharp, R., Mycroft, A.: The FLaSH compiler: efficient circuits from functional specifications. Tech. Rep. tr.2000.3, AT&T Laboratories Cambridge, 2000
32. Sharp, R., Mycroft, A.: Soft scheduling for hardware. In: Proc. 8th International Static Analysis Symposium (2001), Lecture Notes in Computer Science, vol. 2126. Springer, Berlin Heidelberg New York, 2001
33. Sharp, R., Mycroft, A.: A higher-level language for hardware synthesis. Proc. CHARME'01, Lecture Notes in Computer Science, vol. 214. Springer, Berlin Heidelberg New York, 2001
34. Sheeran, M.: μiFP, a language for VLSI design. In: Proc. ACM Symposium on LISP and Functional Programming, 1984