Impact of multi-gate device architectures on digital and analog circuits and its implications on System-On-Chip technologies

Technical Digest - International Electron Devices Meeting, IEDM

Volumn , Issue , 2013, Pages

  Thean, A ^a   Wambacq, P ^a,b   Lee, J W ^a   Cho, M J ^a   Veloso, A ^a   Sasaki, Y ^a   Chiarella, T ^a   Miyaguchi, K ^a   Parvais, B ^a   Bardon, M Garcia ^a   Schuddinck, P ^a   Kim, M S ^a   Horiguchi, N ^a   Dehan, M ^a   Mercha, A ^a   Van Der Plas, G ^a   Collaert, N ^a   Verkest, D ^a  

^a IMEC   (Belgium)

^b VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84894351715     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2013.6724647     Document Type: Conference Paper

References (11)

1. C.Auth, et. al., Proceedings of 2012 Symposium on VLSI Technology. pp. 131-132.
2. C.-H. Jan et. al., Proceedings of 2012 IEEE Electron Devices Meeting (IEDM), pp 3.1.1-3.1.4.
3. E.G. Ioannidis, et. al. Proceedings of 20011 IEEE Electron Devices Meeting (IEDM), pp. 18.6.1-18.6.4.
4. V. Subramanian, Proceedings of 2005 IEEE Electron Devices Meeting (IEDM), pp. 898-901.
5. B. Parvais et. al., ICECS 2007, pp. 182-185
6. P. Schuddinck et. al., Proceedings of 2012 IEEE Electron Devices Meeting (IEDM), pp. 25.3.1-25.3.4.
7. A. Veloso et. al., Proceedings of 2012 Symposium on VLSI Technology. pp. 33-34.
8. J.J. Kim, et. al., Proceedings of 2012 IEEE International Reliability Physics Symposium (IRPS), pp. GD.6.1-GD.6.4.
9. J-W Lee, et. al., Applied Physics Letters, Vol. 102 Issue 22, pp. 223508 - 223508-4, (2013).
10. T. Chiarella, ESSDERC 2009 pp. 85-8
11. T. Chiarella, et. al. 2011 ICMTS pp. 1.