A survey of address translation technologies for flash memories

ACM Computing Surveys

Volumn 46, Issue 3, 2014, Pages

  Ma, Dongzhe ^a   Feng, Jianhua ^a   Li, Guoliang ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Flash memory; Flash translation layer; Garbage collection; Wear leveling

Indexed keywords

EID: 84893904253     PISSN: 03600300     EISSN: 15577341     Source Type: Journal    
DOI: 10.1145/2512961     Document Type: Review

References (77)

1. Nitin Agrawal, Vijayan Prabhakaran, Ted Wobber, et al. 2008. Design tradeoffs for SSD performance. In Proceedings of the USENIX 2008 Annual Technical Conference on Annual Technical Conference. 57-70.
2. Mahmud Assar, Petro Estakhri, Siamack Nemazie, et al. 1996. Flash memory mass storage architecture incorporating wear leveling technique without using CAM cells. (January 1996). United States Patent No. 5,485,595.
3. Mahmud Assar, Siamack Nemazie, and Petro Estakhri. 1995. Flash memory mass storage architecture. (February 1995). United States Patent No. 5,388,083. Amir Ban. 1995. Flash file system. (April 1995). United States Patent No. 5,404,485.
4. Amir Ban. 1999. Flash file system optimized for page-mode flash technologies. (August 1999). United States Patent No. 5,937,425.
5. Andrew Birrell, Michael Isard, Chuck Thacker, et al. 2007. A design for high-performance flash disks. ACM Operating Systems Review 41, 2 (April 2007).
6. Burton H. Bloom. 1970. Space/time trade-offs in hash coding with allowable errors. Commun. ACM 13, 7 (July 1970), 422-426.
7. Luc Bouganim, Björn pór, Jónsson, and Philippe Bonnet. 2009. uFLIP: Understanding flash IO patterns. In Proceedings of the 4th Biennial Conference on Innovative Data Systems Research.
8. Li-Pin Chang and Tei-Wei Kuo. 2004. An efficient management scheme for large-scale flash-memory storage systems. In Proceedings of the 2004 ACM Symposium on Applied Computing. 862-868.
9. Hyunjin Cho, Dongkun Shin, and Young Ik Eom. 2009. KAST: K-associative sector translation for NAND flash memory in real-time systems. In Proceedings of the Conference on Design, Automation and Test in Europe. 507-512.
10. Hyun Jin Choi, Seung-Ho Lim, and Kyu Ho Park. 2009. JFTL: A flash translation layer based on a journal remapping for flash memory. ACM Transactions on Storage 4, 4 (January 2009).
11. Siddharth Choudhuri and Tony Givargis. 2007. Performance improvement of block based NAND flash translation layer. In Proceedings of the 5th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis. 257-262.
12. Tae-Sun Chung, Dong-Joo Park, Sangwon Park, et al. 2006. System software for flash memory: A survey. In Proceedings of the 2006 International Conference on Embedded and Ubiquitous Computing. 394-404.
13. Tae-Sun Chung, Stein Park, Myung-Jin Jung, et al. 2004. STAFF: State transition applied fast flash translation layer. In Proceedings of the International Conference on Architecture of Computing Systems. 199-212.
14. Raz Dan and Rochelle Singer. 2003. Implementing MLCNAND flash for cost-effective, high-capacitymemory. M-Systems White Paper 91-SR-014-02-8L, REV 1.0. (January 2003).
15. Jörn Engel and RobertMertens. 2005. LogFS-Finally a scalable flash file system. Retrieved from http://www. informatik.uni-osnabrueck.de/papers-pdf/ 2005-07.pdf.
16. Petro Estakhri and Mahmud Assar. 1998. Direct logical block addressing flash memory mass storage architecture. (December 1998). United States Patent No. 5,845,313.
17. Petro Estakhri and Berhanu Iman. 1999. Moving sequential sectors within a block of information in a flash memory mass storage architecture. (July 1999). United States Patent No. 5,930,815.
18. Petro Estakhri, Berhau Iman, and Ali R. Ganjuei. 1999. Moving sectors within a block of information in a flash memory mass storage architecture. (May 1999). United States Patent No. 5,907,856.
19. Eran Gal and Sivan Toledo. 2005. Algorithms and data structures for flash memories. Comput. Surveys 37, 2 (June 2005), 138-163.
20. Laura M. Grupp, Adrian M. Caulfield, Joel Coburn, et al. 2009. Characterizing flash memory: Anomalies, observations, and applications. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture. 24-33.
21. Aayush Gupta, Youngjae Kim, and Bhuvan Urgaonkar. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level addressmappings. In Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems. 229-240.
22. Jen-Wei Hsieh, Tei-Wei Kuo, and Li-Pin Chang. 2006. Efficient identification of hot data for flash memory storage systems. ACM Transactions on Storage 2, 1 (February 2006), 22-40.
23. Intel Corporation. 1998. Understanding the Flash Translation Layer (FTL) Specification. Technical report AP-864 (December 1998).
24. Intel Corporation. 2012. Enhanced power-loss data protection in the Intel Solid-State Drive 320 Series. http://www.intel.com/content/dam/www/public/us/ en/documents/technology-briefs/ssd-320-seriespower-loss-data-protection-brief. pdf
25. Intel. 2012. Enhanced power-loss data protection in the Intel solid-state drive 320 series. (2012).
26. Dongwon Kang, Dawoon Jung, Jeong-Uk Kang, et al. 2007. μ-Tree: An ordered index structure for NAND flash memory. In Proceedings of the 7th ACM & IEEE International Conference on Embedded Software. 144-153.
27. Jeong-Uk Kang, Heeseung Jo, Jin-Soo Kim, et al. 2006. A superblock-based flash translation layer for NAND flash memory. In Proceedings of the 6th ACM & IEEE International Conference on Embedded Software. 161-170.
28. Bum-Soo Kim and Gui-Young Lee. 2002. Method of driving remapping in flash memory and flash memory architecture suitable therefor. (April 2002). United States Patent No. 6,381,176 B1.
29. Gye-Jeong Kim, Seung-Cheon Baek, Hyun-Sook Lee, et al. 2006. LGeDBMS: A small DBMS for embedded system with flash memory. In Proceedings of the 32nd International Conference on Very Large Data Bases. 1255-1258.
30. Jesung Kim, Jong Min Kim, Sam H. Noh, et al. 2002. A space-efficient flash translation layer for compact flash systems. IEEE Transactions on Consumer Electronics 48, 2 (May 2002), 366-375.
31. Duckhoi Koo and Dongkun Shin. 2009. Adaptive log block mapping scheme for log buffer-based FTL (flash translation layer). In Proceedings of the International Workshop on Software Support for Portable Storage.
32. Hunki Kwon, Eunsam Kim, Jongmoo Choi, et al. 2010. Janus-FTL: Finding the optimal point on the spectrum between page and block mapping schemes. In Proceedings of the 10th ACM International Conference on Embedded Software. 169-178.
33. Hyun-Seob Lee, Hyun-Sik Yun, and Dong-Ho Lee. 2009. HFTL: Hybrid flash translation layer based on hot data identification for flash memory. IEEE Transactions on Consumer Electronics 55, 4 (November 2009), 2005-2011.
34. Sungjin Lee, Dongkun Shin, Young-Jin Kim, et al. 2008. LAST: Locality-aware sector translation for NAND flash memory-based storage systems. ACM SIGOPS Operating Systems Review 42, 6 (October 2008), 36-42.
35. Sang-Won Lee and Bongki Moon. 2007. Design of flash-based DBMS: An in-page logging approach. In Proceedings of the 2007 ACM SIGMOD International Conference on Management of Data. 55-66.
36. Sang-Won Lee, Dong-Joo Park, Tae-Sun Chung, et al. 2007. A log buffer based flash translation layer using fully associative sector translation. ACM Transactions on Embedded Computing Systems 6, 3 (July 2007).
37. Yong-Goo Lee, Dawoon Jung, Dongwon Kang, et al. 2008. μ-FTL: A memory-efficient flash translation layer supporting multiple mapping granularities. In Proceedings of the 8th ACM International Conference on Embedded Software. 21-30.
38. Sang-Phil Lim, Sang-Won Lee, and Bongki Moon. 2010. FASTer FTL for enterprise-class flashmemory SSDs. In Proceedings of the 2010 International Workshop on Storage Network Architecture and Parallel I/Os. 3-12.
39. Ren-Shuo Liu, Chia-Lin Yang, and Wei Wu. 2012. Optimizing NAND flash-based SSDs via retention relaxation. In Proceedings of the 10th USENIX Conference on File and Storage Technologies.
40. LogFS Specification. 2012. The LogFS Flash File System Specification. Retrieved from http://www.kernel.org/doc/Documentation/filesystems/logfs.txt.
41. Dongzhe Ma, Jianhua Feng, and Guoliang Li. 2011. LazyFTL: A page-level flash translation layer optimized for NAND flash memory. In Proceedings of the 2011 International Conference on Management of Data. 1-12.
42. Charles Manning. 2012. How Yaffs works. Retrieved from http://www.yaffs.net/documents/how-yaffs-works.
43. Micron Technology, Inc. 2007. Small-Block vs. Large-Block NAND Flash Devices. Technical Note TN-29-07 (May 2007).
44. Micron Technology, Inc. 2011. NAND Flash Translation Layer (NFTL) 4.6.0. NFTL User Guide Rev. L. (February 2011).
45. Vidyabhushan Mohan, Sriram Sankar, and Sudhanva Gurumurthi. 2012. reFresh SSDs: Enabling High Endurance, Low Cost Flash in Datacenters. Technical Report CS-2012-05. University of Virginia and Microsoft Corporation.
46. Hans Olav Norheim. 2008. How Flash Memory Changes the DBMS World. Retrieved from http://www. hansolav.net/blog/content/binary/HowFlashMemory.pdf.
47. Kevin OBrien. 2012. Samsung SSD SM825 Enterprise SSD Review. Retrieved from http://www. storagereview.com/Samsung-ssd-sm825-enterprise-ssd-review.
48. Yangyang Pan, Guiqiang Dong, QiWu, et al. 2012. Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications. In Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture. 1-10.
49. Chanik Park, Wonmoon Cheon, Jeonguk Kang, et al. 2008. A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Transactions on Embedded Computing Systems 7, 4 (July 2008).
50. Sunhwa Park, Ji Hyun Yu, and Seong Yong Ohm. 2005. Atomic write FTL for robust flash file system. In Proceedings of the 9th International Symposium on Consumer Electronics. 155-160.
51. Qhiwei Qin, Yi Wang, Duo Liu, et al. 2010. Demand-based block-level address mapping in large-scale NAND flash storage systems. In Proceedings of the 8th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. 173-182.
52. Zhiwei Qin, Yi Wang, Duo Liu, et al. 2011. MNFTL: An efficient flash translation layer for MLC NAND flash memory storage systems. In Proceedings of the 48th Design Automation Conference. 17-22.
53. Mendel Rosenblum and John K. Ousterhout. 1992. The Design and Implementation of a Log-structured File System. ACM Transactions on Computer Systems, 10, 1 (February 1992), 26-52.
54. Samsung Electronics Co., Ltd. 1999. Application Note for NAND Flash Memory, Rev. 2.0 (December 1999).
55. Samsung Semiconductor, Inc. 2003. Selecting the Right Flash Partner to Turn Technology Advantages into Profits. Position Paper CG2020-A (January 2003).
56. Samsung Electronics Co., Ltd. 2009. Page Program Addressing for MLC NAND (Version 0.2). Application Note (November 2009).
57. Ji-Yong Shin, Zeng-Lin Xia, Ning-Yi Xu, and others. 2009. FTL design exploration in reconfigurable highperformance SSD for server applications. In Proceedings of the 23rd International Conference on Supercomputing. 338-349.
58. Takayuki Shinohara. 1999. Flashmemory card with block memory address arrangement. (May 1999).United States Patent No. 5,905,993.
59. Kyoungmoon Sun, Seungjae Baek, Jongmoo Choi, et al. 2008. LTFTL: Lightweight time-shift flash translation layer for flash memory based embedded storage. In Proceedings of the 8th ACM International Conference on Embedded Software. 51-58.
60. Arie Tal. 2003. Two Technologies Compared: NOR vs. NAND. M-SystemsWhite Paper 91-SR-012-04-8L, Rev 1.1 (July 2003).
61. Super Talent Technology, Inc. SLC vs. 2008. MLC: An analysis of flash memory. White Paper (March 2008).
62. UBIFS. 2013. The UBIFS Documentation. Retrieved from http://www.linux- mtd.infradead.org/doc/ubifs. html.
63. YiWang, Duo Liu, MengWang, et al. 2010. RNFTL: A Reuse-Aware NAND Flash Translation Layer for Flash Memory. In Proceedings of the ACM SIGPLAN/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems. 163-172.
64. Michael Wei, Laura M. Grupp, and Frederick E. Spada. 2011. Reliably erasing data from flash-based solid state drives. In Proceedings of the 9th USENIX conference on File and Storage Technologies.
65. Steven Wells, Robert N. Hasbun, and Kurt Robinson. 1998. Sector-based storage device emulator having variable-sized sector. (October 1998). United States Patent No. 5,822,781.
66. Wikipedia. 2012a. CompactFlash. Retrieved from http://en.wikipedia.org/ wiki/CompactFlash.
67. Wikipedia. 2012b. Content-addressable Memory. Retrieved from http://en.wikipedia.org/wiki/Contentaddressable-memory.
68. Wikipedia. 2012c. Flash Memory. Retrieved from http://en.wikipedia.org/ wiki/Flash-memory.
69. Wikipedia. 2012d. TRIM. Retrieved from http://en.wikipedia.org/wiki/TRIM.
70. Wikipedia. 2012e. Write amplification. Retrieved from http://en.wikipedia.org/wiki/Write-amplification.
71. David Woodhouse. 2001. JFFS: The journalling flash file system. Retrieved from http://sources.redhat. com/jffs2/jffs2.pdf.
72. Chin-Hsien Wu. 2010. A self-adjusting flash translation layer for resource-limited embedded systems. ACM Transaction on Embedded Computing Systems 9, 4 (April 2010).
73. Chin-Hsien Wu and Tei-Wei Kuo. 2006. An adaptive two-level management for the flash translation layer in embedded systems. In Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design. 601-606.
74. Michael Wu and Willy Zwaenepoel. 1994. eNVy: A non-volatile,mainmemory storage system. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems. 86-97.
75. Po-Liang Wu, Yuan-Hao Chang, and Tei-Wei Kuo. 2009. A file-system-aware FTL design for flash-memory storage systems. In Proceedings of the Conference on Design, Automation and Test in Europe. 393-398.
76. Zhiyong Xu, Ruixuan Li, and Cheng-Zhong Xu. 2012. CAST: A page-level FTL with compact addressmapping and parallel data blocks. In Proceedings of the 2012 IEEE International Performance Computing and Communications Conference. 142-151.
77. Yiying Zhang, Leo Prasath Arulraj, Andrea C. Arpaci-Dusseau, et al. 2012. De-indirection for flash-based SSDs with nameless writes. In Proceedings of the 10th USENIX Conference on File and Storage Technologies. 1-16.