Real-time image processing on a focal plane SIMD array

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1586, Issue , 1999, Pages 400-405

  Gentile, Antonio ^a   Cruz Rivera, José L ^b   Scott Wills, D ^a   Bustelo, Leugtm ^b   Figueroa, José J ^b   Fonseca Camacho, Javier E ^b   Lugo Beauchamp, Wilfredo E ^b   Olivieri, Ricardo ^b   Qui Ñ Ones Cerpa, Marlyn ^b   Rivera R Í Os, Alexis H ^b   Vargas Gonz Á Les, Iomar ^b   Viera Vera, Michelle ^b  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b UNIVERSITY OF PUERTO RICO   (Puerto Rico)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; FOCUSING; INTEGRATED CIRCUIT DESIGN; SYSTEMS ANALYSIS;

COMPUTATIONAL WORKLOAD; IMAGE APPLICATIONS; PROCESSING ELEMENTS; PROTOTYPE PROCESSING; REAL-TIME FRAME RATES; REAL-TIME IMAGE PROCESSING; RESOURCE LIMITATIONS; SUSTAINED OPERATIONS;

IMAGE PROCESSING;

EID: 84893895215     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0097923     Document Type: Conference Paper

References (9)

1. D.S. Wills, J. M. Baker, H. H. Cat, S. M. Chai, L. Codrescu, J. L. Cruz-Rivera, J. C. Eble, A. Gentile, M. A. Hopper, W. S. Lacy, A. Lbpez-Lagunas, P. May, S. Smith, T. Taha, “Processing Architectures for Smart Pixel Systems”, IEEE Journal of Selected Topics in Quantum Electronics, v.2 n. 1, April 1996, p.24-34
2. K. E. Batcher, “Design of a massively parallel processor”, IEEE Transactions on Computers, pp. 836-840, Sept. 1980
3. T. Blank, “MasPar MP-1 Architecture”, Proceedings of the 35 th IEEE Computer Society International Conference, San Francisco, California, pp.20-24, 1990
4. W.F. Wong, K. T. Lua, “A preliminary evaluation of a massively parallel processor: GAPP”, Microprocessing Microprogramming, v.29, no. 1, pp. 53-62, 1990
5. E. Fossum, “Digital Camera System on a Chip,” IEEE Micro, pp. 8-15, May 1998.
6. K. Diefendorff and R. Dubey. “How Multimedia Workloads Will Change Processor Design.” IEEE Computer, Vol. 30, No. 9, September 1997, pp. 43-45.
7. H.H. Cat, A. Gentile, J. C. Eble, M. Lee, O. Vendier, Y. J. Joo, D. S. Wills, M. Brooke, N. M. Jokerst, A. S. Brown: “SIMPil: An OE Integrated SIMD Architecture for Focal Plane Processing Applications”, Proceedings of the Third IEEE International. Conference on Massively Parallel Processing using Optical lnterconnection (MPPOI-96), Maui, Hawaii, pp. 44-52, 1996
8. S. M Chai, A. Gentile, D. S. Wills, “Impact of power density limitation in Gigascale Integration for the SIMD Pixel Processor”, to appear in Proceedings of the 20 th Anniversary Conference on Advanced Research in VLS1, Atlanta, Georgia, 1999.
9. A. Gentile, J. L. Cruz-Rivera, D. S. Wills, L. Bustelo, J. J. Figueroa, J. E. Fonseca-Camacho, W. E. Lugo-Beauchamp, R. Olivieri, M. Quifiones-Cerpa, A. H. Rivera-Rios, I. Vargas-Gonzhles, M. Viera-Vera, “Image Processing Applications on the SIMD Pixel Processor”, Technical Report, GT-PICA-005-98, Pica Lab, Georgia Institute of Technology, Jun. 1998