Virtual hardware byte code as a design platform for reconfigurable embedded systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 302-307

  Lange, Sebastian ^a   Kebschull, Udo ^a  

^a UNIVERSITY OF LEIPZIG   (Germany)

Author keywords

Byte Code; FPGA; Virtual Hardware Machine

Indexed keywords

BYTECODES; EMBEDDED APPLICATION; JAVA VIRTUAL MACHINES; RECONFIGURABLE DESIGNS; RECONFIGURABLE EMBEDDED SYSTEMS; TARGET ARCHITECTURES; VIRTUAL HARDWARE; VIRTUAL HARDWARE MACHINE;

COMPUTER SOFTWARE; DESIGN; EMBEDDED SYSTEMS; EXHIBITIONS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE;

COMPUTER HARDWARE;

EID: 84893814725     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253624     Document Type: Conference Paper

References (15)

1. T. Lindholm, F. Yellin, ?The Java Virtual Machine Specification, Second Edition?, http://java.sun.com/docs/books/vmspec/
2. M. Mahadevan, R. M. Bradley, Journal of Applied Physics, Vol 79, 1996
3. M. Budiu Application-Specific Hardware: Computing Without CPUs citeseer.nj.nec.com/497138.html
4. Y. Ha P. Schaumont M. Engels S. Vernalde F. M. Budiu Application-Specific Hardware: Computing Without CPUs citeseer.nj.nec.com/497138.html
5. Potargent, L. Rijnders, H. de Man, ?A Hardware Virtual Machine for the Networked Reconfiguration?, In Proc. of 11th IEEE International Workshop on Rapid System Prototyping (RSP 2000), 2000
6. Y. Ha, S. Vernalde, P. Schaumont, M. Engels, H. De Man, ?Building a Virtual Framework for Networked Reconfigurable Hardware and Software Objects?, In Proc. of PDPTA ?00, 2000
7. S. Goldstein et al., ?PipeRench: A Coprocessor for Streaming Multimedia Acceleration?, In Proc. of 24th International Symposium on Computer Architecture, 1999
8. Y. Chou, P. Pillai, H. Schmit, and J. P. Shen, ?PipeRench Implementation of the Instruction Path Coprocessor?, In Proc. of MICRO ?00, 2000
9. B. Mei, P. Schaumont, S. Vernalde, ?A Hardware-Software Partitioning and Scheduling Algorithm for Dynamically Reconfigurable Embedded Systems? Y. Ha, B. Mei, P. Schaumont, S. Vernalde, R. Lauwereins, H. De Man, ?Development of a Design Framework for Platform-Independent Networked Reconfiguration of Software and Hardware?, In Proc. of FLP, 2001
10. R. Kress, A Fast Reconfigurable ALU for Xputers, PhD thesis, Universitaet Kaiserslautern, 1996
11. R. Hartenstein, M. Merz, T. Hoffmann, U. Nageldinger, ?Mapping Applications onto reconfigurable KressArrays?, In Proc. of FLP, 1999
12. J. Becker, T. Pionteck, C. Habermann, M. Glesner, ?Design and Implementation of a Coarse-Grained Dynamically Reconfigurable Hardware Architecture?, In Proc. of Workshop on VLSI (WVLSI), 2001
13. C. Nitsch, U. Kebschull, ?The Use of Runtime Configuration Capabilities for Networked Embedded Systems?, In Proc. of DATE?02, Paris, 2002
14. S. Guccione, D. Verkest, I. Bolsens, ?Design Technology for Networked Reconfigurable FPGA Platforms?, In Proc. of DATE?02, Paris, 2002
15. G. De Micheli, ?Synthesis and Optimization of Digital Circuits?, McGraw-Hill Higher Education, 1994