A low-redundancy approach to semi-concurrent error detection in data paths

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1998, Pages 266-272

  Antola, Anna ^a   Piuri, Vincenzo ^a   Sami, Mariagiovanna ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ADDITIONAL COSTS; DATA PATH DESIGN; DATA PATHS; FUNCTIONAL UNITS; HIGH LEVEL SYNTHESIS; REFERENCE ARCHITECTURE; RESOURCE SHARING; SELF CHECKING;

ALGORITHMS;

DESIGN;

EID: 84893731115     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1998.655866     Document Type: Conference Paper

References (10)

1. C. Bolchini, R. Montandono, F. Salice, D. Sciuto: "Selfchecking FSMs based on a constant-distance state encoding", Proc. IEEE DFT 95, Lafayette, USA, Nov. 1995
2. A. Orairoglu, R. Karri: "Automatic Synthesis of Self-Recovering VLSI Systems", IEEE Trans. Comp., vol. 45, n. 2, Feb. 1996, pp. 131-142
3. A.Antola, V.Piuri, M.G.Sami: "Optimising High-Level Synthesis for Self-Checking Arithmetic Circuits", Proc. IEEE DFT96, Boston, MA, USA, November 1996
4. A.Antola, V.Piuri, M.G.Sami: "A High-Level Synthesis Approach to Optimum Design of Self-Checking Circuits", Proc. EURODAC 96, Geneva, Switzerland, September 1996
5. Y.H. Choi, D.S. Fussel, M. Malek: "Token-Triggered Systolic Diagnosis of Wafer Scale Arrays", Proc. Intl Workshop on Wafer Scale Integration, Southampton, UK, July 1985
6. R.A. Evans, J.V. McCanny, K.W.Wood: "Wafer Scale Integration Based on Self-Organization", Proc. Intl Workshop on Wafer Scale Integration, Southampton, UK, July 1985
7. K.D.Wagner, S.Dey: "High-Level Synthesis for Testability: A Survey and Perspective", Proc. Design Automation Conference 96, Las Vegas, June 1996, pp.131-136
8. B.Iyer, R.Karri: "Introspection: A Low Overhead Binding Technique During Self-Diagnosing Microarchitecture Synthesis", Proc. Design Automation Conference 96, Las Vegas, June 1996, pp. 137-142
9. D. Gajski, N. Dutt, A. Wu and S. Lin: High-Level Synthesis, Kluwer Academic Publishers, Boston, MA, USA, 1992
10. G. Buonanno, M. Pugassi, M.G. Sami: "A High-Level Synthesis Approach to Design of Fault-Tolerant Systems", Proc. 1997 IEEE VLSI Test Symposium, Monterey, CA, USA, Apr. 1997