Heterogeneous co-simulation of networked embedded systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 3, Issue , 2004, Pages 168-173

  Fummi, Franco ^a   Poncino, Massimo ^a   Martini, Stefano ^b   Ricciato, Fabio ^c   Perbellini, Giovanni ^b   Turolla, Maura ^c  

^a UNIVERSITY OF VERONA   (Italy)

^b Embedded Systems Design Center   (Italy)

^c TELECOM ITALIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CO-DESIGN METHODOLOGY; DESIGN METHODOLOGY; HARDWARE AND SOFTWARE; HETEROGENEOUS SIMULATION; HW/SW CO-SIMULATION; NETWORK CONFIGURATION; NETWORK SIMULATORS; NETWORKED EMBEDDED SYSTEMS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPLEX NETWORKS; DESIGN; EMBEDDED SYSTEMS; EXHIBITIONS;

COMPUTER SIMULATION;

EID: 84893714825     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269225     Document Type: Conference Paper

References (10)

1. Hardware/Software Co-design, Kluwer Academic Publishers, 1996.
2. F. Fummi, P. Gallo, S. Martini, G. Perbellini, M. Poncino, F. Ricciato, "A Timing Accurate Modeling and Simulation Environment for Networked Systems". DAC-40: 40th Design Automation Conference, Anaheim, CA, June 2003.
3. L. Breslau em et al. "Advances in Network Simulation", IEEE Computer, pp. 59-67, May 2000.
4. Synopsys Inc., SystemC Users Guide, version 2.01, 2003.
5. E. Kohler, R. Morris, B. Chen, J. Jannotti, M. F. Kaashoek, "The Click Modular Router", ACM Transactions on Computer Systems, Vol. 18, No. 3, pp. 263-277, August 2000.
6. S. Nilsson, G. Karlsson, "Fast Address Look-Up for Internet Routers" 'ICBC'97: International Conference of Broadband Communications, 1997.
7. G. W. Wrigth, W. R. Stevens, TCP/IP Illustrated, Vol. 2, Addison-Wesley, 1995.
8. P. Gupta, N. McKeown, "Algorithms for packet classification" 'IEEE Network, Vol. 15, No. 2, pp. 24-32, 2001.
9. Synopsys Inc., SystemC User's Guide, version 2.1, 2002.
10. F. Fummi, S. Martini, G. Perbellini, M. Poncino, "Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC". Technical Report, University of Verona, Verona, June 2003.