Energy characterization and instruction-level energy model of Intel's Xeon Phi processor

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2013, Pages 389-394

  Shao, Yakun Sophia ^a   Brooks, David ^a  

^a HARVARD UNIVERSITY   (United States)

Author keywords

Energy Characterization; Instruction Level Energy Model; Xeon Phi

Indexed keywords

ENERGY CHARACTERIZATION; ENERGY EFFICIENT; ENERGY MODEL; HIGH PERFORMANCE COMPUTING; INSTRUCTION-LEVEL; MANY-CORE; SOFTWARE DEVELOPER; XEON PHI;

ENERGY EFFICIENCY; ENERGY UTILIZATION; LOW POWER ELECTRONICS; OPTIMIZATION;

CHARACTERIZATION;

EID: 84889577634     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISLPED.2013.6629328     Document Type: Conference Paper

References (8)

1. http://www.green500.org/lists/green201211.
2. D. Brooks, V.Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In ISCA, 2000.
3. A. Danalis, G. Marin, C. McCurdy, J. Meredith, P. Roth, K. Spafford, V. Tipparaju, and J. Vetter. The Scalable HeterOgeneous Computing (SHOC) Benchmark Suite . In GPGPU, 2010.
4. S. Hong and H. Kim. An integrated gpu power and performance model. In ISCA, 2010.
5. C. Isci and M. Martonosi. Runtime power monitoring in high-end processors: Methodology and Empirical data. In MICRO, 2003.
6. T. Karkhanis and J. Smith. Automated design of application specific superscalar processors: an analytical approach. In ISCA, 2007.
7. S. Li, J. Ahn, R. Strong, J. Brockman, D. Tullsen, and N. Jouppi. Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In MICRO, 2009.
8. V. Tiwari, S. Malik, and A. Wolfe. Power analysis of embeded software: a first step towards software power minimization. In IEEE Transactions on VLSI Systems, 1994.