A low-voltage current-controlled oscillator with low supply dependency

Proceedings of the 10th International Conference on Microelectronics, ICM 1998

Volumn 1998-December, Issue , 1998, Pages 282-285

  Sodagar, A M ^a,b   Fakhraie, S M ^c   Smith, K C ^d  

^a S Rajaee University   (Iran)

^b IRAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Iran)

^c UNIVERSITY OF TEHRAN   (Iran)

^d UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER SUPPLIES TO APPARATUS;

CURRENT-CONTROLLED OSCILLATORS; DELAY CELL; LOW VOLTAGES; LOW-POWER DESIGN;

MICROELECTRONICS;

EID: 84888058139     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.1998.825619     Document Type: Conference Paper

References (8)

1. K. Nakamura, S. Kuhara, T. Kimura, M. Takada, H. Suzuki, H. Yoshida, & T. Yamazaki, "A 220-MHz pipelined 16-Mb BiCMOS SRAM with PLL proportional self-Timing generator", IEEE I. Solid-State Circuits, vol. 29, no. 11, Nov.1994, pp. 13 I7-1322
2. V. V. Kaenel, D. Aebischer, C. Piguet, & E. Dijkstra, "A 320MHz I.5mW@1.35v CMOS PLL for microprocessor clock eneration", IEEE J. Solid-State Circuits, vol. 31, no. 11, Nov.1996, pp. 1715-1722.
3. H. C. Yang, L. K. Lee, & R. S. Co, "A lovjitter 0.3-165MHz PLL frequency synthesizer for 3v/5v operation", iEEE 3. Solid-State Circuits, vol;32, no. 4, Apr.1997, pp. 582-586.
4. J. Dunning, G. Garcia, J. Lundberg, & E. Nuckolls, "An all-digital PLL with 50cycle lock time suitable for high-performance microprocessors", IEEE 3. Solid-State Circuits, vol. 30, no. 4, Apr.1995, pp. 412-422.
5. D. Mijoskovic, M. Bayer, T. Chomicz, N. Garg, F. James, P. MoEntarfer, & G. Porter, "Cell-based fully integrated synthesizers", IEEE 3. solid-state circuits, vol. 29, no. 3, March1994, pp. 271-279.
6. G. Maneatis, "Low-jitter process-independent DLL & PLL based on self-biased techniques", IEEE J. Solid-State Circuits, vol. 31, no. 11, Nov.1996, pp. 1723-1732.
7. S. Kim, K. Lee, Y. Moon, 0-K. Jeong, Y. Choi, & H. K. Lim, "A 960Mb/s/pin interface for skew-Tolerant bus using low jitter PLL", IEEE J. Solid-State Circuits, vol. 32, no. 5, May1997, pp. 691-699.
8. B. Razavi, K. F. Lee, & R. H. Yan, "Design of high-speed, low-power frequency dividers and PLLs in deep submicron CMOS", IEEE J. Solid-State Circuits, vol. 30, no. 2, Feb.1995, pp. 101-109.