An embedded accelerator for real-time image processing

Proceedings - Euromicro Conference on Real-Time Systems

Volumn , Issue , 1996, Pages 83-88

  Hartenstein, R ^a   Becker, J ^a   Kress, R ^a  

^a University of Koblenz Landau   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMOTIVE APPLICATIONS; DATA-DRIVEN ARCHITECTURES; HIGH PERFORMANCE APPLICATIONS; PROGRAMMING ENVIRONMENT; REAL-TIME IMAGE PROCESSING; REAL-TIME SIGNAL PROCESSING; RECONFIGURABLE; SINGLE PROCESSOR SYSTEMS;

IMAGE PROCESSING; RECONFIGURABLE ARCHITECTURES;

REAL TIME SYSTEMS;

EID: 84884774472     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMWRTS.1996.557821     Document Type: Conference Paper

References (27)

1. A. Ast, R. Hartenstein, H. Reinig, K. Schmidt, M. Weber: A General Purpose Xputer Architecture derived from DSP and Image Processing. In Bayoumi, M.A. (Ed.): VLSI Design Methodologies for Digital Signal Processing Architectures, Kluwer Academic Publishers 1994.
2. A. Ast, J. Becker, R. W. Hartenstein, R. Kress, H. Reinig, K. Schmidt: Data-procedural Languages for FPL-based Machines; 4th Int. Workshop on Field Programmable Logic and Appl., FPL'94, Prague, Sept. 7-10, 1994, Lecture Notes in Computer Science, Springer, 1994
3. U. Banerjee: Dependence Analysis for Supercomputing; Kluwer, 1988.
4. H.G. Graf, B. Höfflinger, U. Seger, A. Siggelkow: Elektronisch sehen; Elektronik, Vol. 3/95, Franzis-Verlag, 1995
5. R. W. Hartenstein, J. Becker, R. Kress, H. Reinig, K. Schmidt: A Reconfigurable Machine for Applications in Image and Video Compression; Conf. on Compression Techniques & Standards for Image & Video Compression, Amsterdam, Netherlands, March 1995
6. R.W. Hartenstein, A.G. Hirschbiel, M. Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware; InfoJapan'90-International Conference memorizing the 30th Anniversary of the Computer Society of Japan, Tokyo, Japan, 1990;
7. see [6]: also in: Future Generation Computer Systems no. 7, pp. 181-198 (North-Holland, 1991/92)
8. R. W. Hartenstein, R. Kress: A Datapath Synthesis System for the Recodigurable Datapath Architecture; ASP-DAC'95, Nippon Convention Center, Makuhari, Chiba, Japan, Aug. 29 - Sept. 1, 1995
9. Reiner W. Hartenstein, Jurgen Becker, Michael Herz, Rainer Kress, Ulrich Nageldinger: A Partitioning Programming Environment for a Novel Parallel Architecture; 10th International Parallel Processing Symposium (IPPS), Honolulu, Hawaii, April 1996
10. Reiner W. Hartenstein, Jiirgen Becker, Rainer Kress, Helmut Reinig: A Novel Machine Paradigm to Accelerate Scientific Computing; Special issue on Scientific Computing of Computer Science and Informatics journal, Computer Society of India, 1996
11. K. Kennedy: Automatic Translation of Fortran Programs to Vector Form; Rice Technical Report 476-029-4, Rice University, Houston, October 1980
12. R. Kress: A fast reconfigurable ALU for Xputers; Ph. D. dissertation (submitted), Kaiserslautem University, 1996
13. R. Kress: Computing with reconfigurable ALU arrays; IT Press (planned for 1996)
14. D. B. Loveman: Program Improvement by Source-to-Source Transformation; Journal of the Association for Computing Machinery, Vol. 24,No. 1, pp.121-145, January 1977
15. S. Malik, W. Wolf, A. Wolfe, Y.-T. Li, T.-Y. Yen: Performance Analysis of Embedded Systems; NATO/ASI, Tremezzo, Italy, 1995, Kluwer Acad. Publishers, 1995
16. N.N.: ADSP-21020 User's Manual, Analog Devices, 1991
17. N.N.: DSP56000/DSP56001 Digital Signal Processor User's Manual, Motorola, 1990
18. N.N.: DSP96002 IEEE Floating-point Dual-Port Processor User's Manual, Motorola, 1989
19. N.N.: TMS32OC3x User's Guide, Texas Instruments, 1990
20. P. Puschner, Ch. Koza: Calculating the Maximum Execution Time of Real-Time Programs; Journal of Real-Time Systems p. 159-176, Kluwer Academic Publishers 1989
21. K. Schmidt: A Program Partitioning, Restructuring, and Mapping Method for Xputers; Ph.D. Thesis, University of Kaiserslautem, 1994
22. K. Schmidt: Xputers: a high performance computing paradigm; IT Press (planned for 1996)
23. N. A. Sherwani: Algorithms for Physical Design Automation; Kluwer Academic Publishers, Boston 1993
24. Z. Shen, Z. Li, P.-C. Yew: An Empirical Study of Fortran Programs for Parallelizing Compiler; IEEE Trans. on Parallel and Distrib. Syst., Vol.1, No.3, pp. 356-364, July 90.
25. R. E. Tarjan: Testing Flow Graph Reducibility; Journal of Computer and System Sciences 9, pp. 355-365, 1974
26. M. Wolfe, C.-W. Tseng: The Power Test for Data Dependence; IEEE Transactions on Parallel and Distributed Systems, Vol. 3, No. 5, Sept. 1992
27. Alfred K.W. Yeung, Jan M. Rabaey: A Reconfigurable Data-Driven Multiprocessor Architecture for Rapid Prototyping of High Throughput DSP Algorithms; 26th Hawaii Int'l. Conf. on System Sciences, Vol. 1, IEEE Computer Society Press, 1993