메뉴 건너뛰기




Volumn 2001-January, Issue , 2001, Pages 203-213

Evaluation of diode-based and NMOS/Lnpn-based ESD protection strategies in a triple gate oxide thickness 0.13 μm CMOS logic technology

Author keywords

Biological system modeling; CMOS logic circuits; CMOS technology; Electrostatic discharge; Microelectronics; MOS devices; Protection; Research and development; Robustness; Semiconductor diodes

Indexed keywords

BIOLOGICAL SYSTEMS; CMOS INTEGRATED CIRCUITS; ELECTROSTATIC DEVICES; ELECTROSTATIC DISCHARGE; LOGIC CIRCUITS; MICROELECTRONICS; MOS DEVICES; ROBUSTNESS (CONTROL SYSTEMS); SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR DEVICES;

EID: 84883070328     PISSN: 07395159     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (13)

References (12)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.