|
Volumn 2001-January, Issue , 2001, Pages 203-213
|
Evaluation of diode-based and NMOS/Lnpn-based ESD protection strategies in a triple gate oxide thickness 0.13 μm CMOS logic technology
|
Author keywords
Biological system modeling; CMOS logic circuits; CMOS technology; Electrostatic discharge; Microelectronics; MOS devices; Protection; Research and development; Robustness; Semiconductor diodes
|
Indexed keywords
BIOLOGICAL SYSTEMS;
CMOS INTEGRATED CIRCUITS;
ELECTROSTATIC DEVICES;
ELECTROSTATIC DISCHARGE;
LOGIC CIRCUITS;
MICROELECTRONICS;
MOS DEVICES;
ROBUSTNESS (CONTROL SYSTEMS);
SEMICONDUCTOR DEVICE MODELS;
SEMICONDUCTOR DEVICES;
BIOLOGICAL SYSTEM MODELING;
CMOS LOGIC CIRCUITS;
CMOS TECHNOLOGY;
PROTECTION;
RESEARCH AND DEVELOPMENT;
SEMICONDUCTOR DIODES;
|
EID: 84883070328
PISSN: 07395159
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (13)
|
References (12)
|