Extending a highly parallel data mining algorithm to the intel ® many integrated core architecture

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 7156 LNCS, Issue PART 2, 2012, Pages 375-384

  Heinecke, Alexander ^a   Klemm, Michael ^c   Pflüger, Dirk ^a   Bode, Arndt ^b   Bungartz, Hans Joachim ^b  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^b LEIBNIZ SUPERCOMPUTING CENTRE   (Germany)

^c INTEL DEUTSCHLAND GMBH   (Germany)

Author keywords

accelerators; coprocessors; data mining; GPGPU; NVIDIA Fermi; sparse grids

Indexed keywords

CLASSIFICATION (OF INFORMATION); CODES (SYMBOLS); COPROCESSOR; MICROWAVE INTEGRATED CIRCUITS; PARALLEL ARCHITECTURES; PARTICLE ACCELERATORS; PROGRAM PROCESSORS;

DATA-DRIVEN APPLICATIONS; GPGPU; HIGHLY PARALLELS; INTEGRATED CORE; INTEL MIC ARCHITECTURES; NVIDIA FERMI; PROGRAMMING MODELS; SPARSE GRID;

DATA MINING;

EID: 84882654188     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-29740-3_42     Document Type: Conference Paper

References (21)

1. Bungartz, H.-J., Griebel, M. : Sparse Grids. Acta Numerica 13, 147-269 (2004)
2. CAPS Enterprise. Rapidly Develop GPU Accelerated Applications (2011)
3. Intel Corporation. Pentium Processor 75/90/100/120/133/150/166/200, Order Number 241997-010 (1997)
4. Intel Corporation. Intel Xeon Processor X5680 (2010), http://ark. intel. com (last accessed August 18, 2011)
5. Intel Corporation. Intel Array Building Blocks (2011), http://software. intel. com/en-us/articles/intel-array-building-blocks/ (accessed June 15, 2011)
6. Intel Corporation. Intel CilkTM Plus Language Specification, Document Number 324396-001US (2011)
7. Intel Corporation. Introducing Intel Many Integrated Core Architecture (2011), http://www. intel. com/technology/architecture-silicon/mic/index. htm (accessed June 15, 2011)
8. Lee, A., et al. : On the Utility of Graphics Cards to Perform Massively Parallel Simulation of Advanced Monte Carlo Methods. Journal of Computational and Graphical Statistics 19(4), 769-789 (2010)
9. Seiler, L., et al. : Larrabee: A Many-core x86 Architecture for Visual Computing. ACM Trans. Graph. 27(3), 18:1-18:15 (2008)
10. Khronos OpenCL Working Group. The OpenCL Specification, Version 1. 1 (2010)
11. Heinecke, A., Pflüger, D. : Multi-and many-core data mining with adaptive sparse grids. In: Proc. of the 2011 ACM Intl. Conf. On Computing Frontiers (2011)
12. NVIDIA. Next Generation CUDATM Compute Architecture: FermiTM (2010)
13. NVIDIA. NVIDIA CUDATM C Programming Guide (2011)
14. NVIDIA. OpenCLTM Best Practices Guide (2011)
15. OpenMP Architecture Review Board. OpenMP Application Program Interface, Version 3. 0 (2008)
16. Pflüger, D. : Spatially Adaptive Sparse Grids for High-Dimensional Problems. Dissertation, Institut für Informatik, TUM, München (2010)
17. Reinders, J. : Intel Threading Building Blocks. O'Reilly, Sebastopol (2007)
18. Skaugen, K. : Petascale to Exascale. Keynote speech at the Intl. Supercomputing Conf. 2010 (2010)
19. The Portland Group. PGI Accelerator Compilers (2011), http://www. pgroup. com/resources/accel. htm (accessed June 15, 2011)
20. Volkov, V., Demmel, J. W. : Benchmarking GPUs to Tune Dense Linear Algebra. In: Proc. of the 2008 ACM/IEEE Conf. On Supercomputing, pp. 31:1-31:11 (2008)
21. Yelick, K. : Exascale Computing: More and Moore? 2011. Keynote speech at the 2011 ACM Intl. Conf. On Computing Frontiers (2011)