Performance driven programmimg models

Proceedings - 3rd Working Conference on Massively Parallel Programming Models, MPPM 1997

Volumn , Issue , 1997, Pages 61-67

  Gropp, W D ^a  

^a ARGONNE NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC PROGRAMMING; COMPUTER ARCHITECTURE; PARALLEL PROCESSING SYSTEMS; PARALLEL PROGRAMMING; PROGRAM COMPILERS;

AUTOMATIC PROGRAMMING SYSTEMS; HIGH PERFORMANCE APPLICATIONS; MASSIVELY PARALLEL PROCESSORS; MEMORY HIERARCHY; PARALLELIZING COMPILER; PEAK PERFORMANCE; PERFORMANCE-DRIVEN; PROGRAMMING MODELS;

COMPUTER SYSTEMS PROGRAMMING;

EID: 84882616534     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MPPM.1997.715962     Document Type: Conference Paper

References (24)

1. B. Alpern, L. Carter, and J. Ferrante. Space-limited procedures: A methodology for portable high-performance. In W. K. Giloi, S. Jahnichen, and B. D. Shriver, editors, Programming Models for Massively Parallel Computers, pages 10-17, October 1995.
2. S. Balay, W. Gropp, L. C. Mclnnes, and B. Smith. PETSc 2.0 Users Manual. Mathematics and Computer Science Division, Argonne National Laboratory, 1997. ANL-95/11.
3. R. D. Blumofe, C. F. Joerg, B. C. Kuszmaul, C. E. Leiserson, K. H. Randall, and Y. Zhou. Cilk: An efficient multithreaded runtime system. In 5th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, July 19-21, 1995, Santa Barbara, California, pages 207-216, July 1995.
4. J. B. Brockman and P. M. Kogge. The case for processing-in-memory. Technical Report TR 97-03, University of Notre Dame, January 1997. Submitted to IEEE Computer.
5. D. A. Burgess and M. B. Giles. Renumbering unstructured grids to improve the performance of codes on hierarchical memory machines. Technical Report NA-95/06, Oxford University Computing Laboratory, May 1995.
6. R. F. V. de Wijngaart. Efficacy of code optimizations on cache-based processors. Technical Report NAS-97-012, NASA Ames Research Center, Apr. 1997. http://science.nas.nasa.gov/Pubs/TechReports/ NASreports/NAS-97-012.
7. V. K. Decyk and A. de Boer. Optimization of particle-in-cell codes on RISC processors. Technical report, NASA, 1996. http://Olympic.jpl.nasa.gov/Beports/ SNOptPics.html.
8. J. B. Dennis. Automatic mapping of stream-processing functioned programs. In W. K. Giloi, S. Jahnichen, and B. D. Shriver, editors, Programming Models for Massively Parallel Computers, pages 44-51, October 1995.
9. D. M. Fenwick, D. J. Foley, W. B. Gist, S. R. Van-Doren, and D. Wissell. The alphaserver 8000 series: High-end server platform development. DIGITAL Technical Journal, 7(1), Aug. 1995.
10. J. Fier. Performance Tuning Optimiza- tion for 0rigin2000 and 0nyx2. Number 007-3430-001. Silicon Graphics, Inc., 1996. http://techpubs.sgi.com/library/ dynaweb-bin/0640/bin/nph-dynaweb.cgi/ dynaHeb/SGI-Developer/0pt0rig/ 6Generic-BookTextView/36.
11. S. J. Fink and S. B. Baden. The KeLP User's Guide. Department of Computer Science and Engineering, University of California, San Diego, Mar. 1996. ffle://ftp.cs.ucsd.edu/pub/sfink/kelp/ug.ps.
12. T. M. Forum. MPI-2: Extensions to the message-passing interface. World Wide Web. http://www.mpi-forum.org/docs/ mpi2-report.html.
13. G. Gao, K. K. Likharev, P. C. Messina, and T. L. Sterling. Hybrid technology multi-threaded architecture, http://www.aero.hq.nasa.gov/hpcc/petaflops/ paws.96/htmt/htmt.html.
14. W. K. Giloi, S. Jahnichen, and B. D. Shriver, editors. Programming Models for Massively Parallel Computers. IEEE Computer Society Press, October 1995. 2nd Massively Parallel Programming Models.
15. M. Haines. On designing lightweight threads for substrate software. Technical Report 97-4, ICASE, January 1997.
16. IBM. AIX Version 4: Optimization and Tuning Guide for Fortran, C, and C++. IBM, 1996. SC09-1705-01.
17. D. Keyes, D. Kaushik, and B. Smith. Prospects for cfd on petaflops systems. In Computational Fluid Dynamics Review 97. Wiley, 1997. To appear.
18. K. Kurihara, D. Chaiken, and A. Agarwal. Latency tolerance through multithreading in large-scale multiprocessors. In Proceedings International Symposium on Shared Memory Multiprocessing, pages 91-101, Apr. 1991.
19. R. Lohner. Renumbering strategies for unstructured-grid solvers operating on shared-memory, cache-based parallel machines. In Proceedings of the 13th AIAA Computational Fluid Dynamics Conference, pages 1015-1025. AIAA, June 1997. AIAA-97-2045.
20. Mitsubishi M32R/D home page, http://www.melco.co.jp/service/m32r/.
21. D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick. A case for intelligent RAM: IRAM. IEEE Micro, April 1997.
22. J. Philbin, J. Edler, O. J. Anthus, C. C. Douglas, and K. Li. Thread scheduling for cache locality. In Proceedings of the ACM Architectural Support for Programming Languages and Operating Systems, Oct. 1997.
23. B. F. Smith, P. E. Bj0rstad, and W. D. Gropp. Domain Decomposition: Parallel Multilevel Methods for Elliptic Partial Differential Equations. Cambridge University Press, New York, 1996.
24. Tera computer company, http://www.tera.com.