RF DAC's: Output impedance and distortion

Analog Circuit Design - RF Circuits: Wide Band, Front-Ends, DAC's, Design Methodology and Verification for RF and Mixed-Signal Systems, Low Power and Low Voltage, AACD 2005

Volumn , Issue , 2006, Pages 45-63

  Deveugele, Jurgen ^a   Steyaert, Michiel ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; CAPACITANCE; ELECTRIC RESISTANCE; ELECTRIC SIGNAL SYSTEMS; INTEGRATED CIRCUIT MANUFACTURE;

CURRENT STEERING DAC; DIFFERENTIAL OUTPUT; HIGH FREQUENCY SIGNALS; HIGHER FREQUENCIES; OUTPUT IMPEDANCE; OUTPUT RESISTANCE; SECOND-ORDER DISTORTION; THIRD-ORDER DISTORTION;

LOW POWER ELECTRONICS;

EID: 84881147758     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/1-4020-3885-2_4     Document Type: Conference Paper

References (12)

1. A. van den Bosch, M.S.J. Steyaert, W. Sansen, "SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters", Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on, Volume 3, 5-8 Sept. 1999, pp. 1193-1196
2. Luschas S. and Lee H.-S., "Output impedance requirements for DACs", Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, Volume 1, 25-28 May 2003, pp. 861-864
3. C-H. Lin and K. Bult, "A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2", Solid-State Circuits, IEEE Journal of, Volume 33, Issue 12, Dec. 1998, pp. 1948-1958
4. A. van den Bosch, M.A.F. Borremans, M.S.J. Steyaert, W. Sansen, "10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter", Solid-State Circuits, IEEE Journal of, Volume 36, Issue 3, March 2001, pp. 315-324
5. A. Van den Bosch, M.A.F. Borremans, M. Steyaert and W. Sansen, "A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter", Solid-State Circuits, IEEE Journal of, Volume 36, Issue 3, March 2001, pp. 315-324
6. K. Doris, J. Briaire, D. Leenaerts, M. Vertregt and A. van Roermund, "A 12b 500 MS/s DAC with >70dB SFDR up to 120 Mhz in 0.18?m CMOS", ISSCC 2005, Feb. 7, pp.116-117
7. K. Bult and G.J.G.M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain", Solid-State Circuits, IEEE Journal of ,Volume 25, Issue 6, Dec. 1990, pp. 1379-1384
8. Leon W. Couch, "Digital and Analog Communication", Systems Prentice Hall International, 1997
9. Kenneth R. Laker and Willy M. C. Sansen, "Design of analog integrated circuits and systems", McGraw-Hill, 1994
10. W. Schofield, D. Mercer, L.S. Onge, "A 16b 400MS/s DAC with <-80dBc IMD to 300MHz and <-60dBm/Hz noise power spectral density", Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International, Pages:126-482 vol.1
11. J. Bastos, A.M. Marques, M.S.J. Steyaert and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC", Solid-State Circuits, IEEE Journal of, Volume 33, Issue 12, Dec. 1998, pp. 1959-1969
12. J. Deveugele And M. Steyaert, "A 10b 250MS/s binary-weighted currentsteering DAC", Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, 15-19 Feb. 2004, pp. 362-532