SIMinG-1k: A thousand-core simulator running on general-purpose graphical processing units

Concurrency and Computation: Practice and Experience

Volumn 25, Issue 10, 2013, Pages 1443-1461

  Raghav, Shivani ^a   Marongiu, Andrea ^b   Pinto, Christian ^b   Ruggiero, Martino ^a,b   Atienza, David ^a   Benini, Luca ^b  

^a EPFL   (Switzerland)

^b UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

CUDA; GPU; manycore; parallel simulator; simulation

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; COMPUTER GRAPHICS EQUIPMENT; ECONOMIC AND SOCIAL EFFECTS; IMAGE CODING; LARGE SCALE SYSTEMS; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SIMULATORS;

CUDA; DESIGN SPACE EXPLORATION; GRAPHICAL PROCESSING UNIT (GPUS); HIGH SCALABILITIES; MANY-CORE; PARALLEL SIMULATOR; SIMULATION; TARGET ARCHITECTURES;

GRAPHICS PROCESSING UNIT;

EID: 84879410704     PISSN: 15320626     EISSN: 15320634     Source Type: Journal    
DOI: 10.1002/cpe.2940     Document Type: Article

References (43)

1. Pluralitys website. [Online]. (Available from: http://www.plurality.com) [Accessed on 1st October, 2012].
2. Paulin P,. Programming challenges & solutions for multi-processor SoCs: an industrial perspective. Design Automation Conference (DAC), 2011 48th ACM/EDAC/IEEE, San Diego, USA, 5-9 June 2011; 262-267.
3. Larrabee. (Available from: http://software.intel.com/en-us/articles/ larrabee/) [Accessed on 1st October, 2012].
4. Kahle J,. Intel Single Chip Cloud Computer (SCC). (Available from: http://msu-intel.parallel.ru/files/MSU-Intel/cpu/ISSCC-paper.pdf) [Accessed on 1st October, 2012].
5. OSCI. SystemC. (Available from: http://www.systemc.org) [Accessed on 1st October, 2012].
6. Pinto C, Raghav S, Marongiu A, Ruggiero M, Atienza D, Benini L,. GPGPU-Accelerated Parallel and Fast Simulation of Thousand-Core Platforms CCGrid 2011, 23-26 May 2011; 53-62).
7. Raghav S, Ruggiero M, Atienza D, Pinto C, Marongiu A, Benini L,. Scalable instruction set simulator for thousand-core architectures running on GPGPUs HPCS, 2010; 459-466.
8. NVIDIA CUDA Programming Guide. (Available from: http://developer. download.nvidia.com) [Accessed on 1st October, 2012].
9. NVIDIA CUDA Best Practices Guide from the CUDA Toolkit version 3.2. (Available from: http://developer.download.nvidia.com) [Accessed on 1st October, 2012].
10. Intel Intel64 and IA-32 architectures software developer's manual volume 2b: instruction set reference, n-z. [Online]. (Available from http://www.intel.com/products/processor/manuals/) [Accessed on 1st October, 2012].
11. th October, 2012].
12. OpenMP. (Available from: http://openmp.org/) [Accessed on 1st October, 2012].
13. http://www.openjpeg.org/.
14. Dorta AJ, Rodriguez C, Sande Fd, Gonzalez-Escribano A,. The OpenMP source code repository. In Proceedings of the 13th Euromicro Conference on Parallel, Distributed and Network-Based Processing. IEEE Computer Society: Washington, DC, USA, 2005; 244-250. (Pubitemid 43727677)
15. The Open Virtual Platforms (OVP) portal. (Available from: http://www.ovpworld.org/) [Accessed on 1st October, 2012].
16. Taubenfeld G,. Shared memory synchronization. Bulletin of the European Association for Theoretical Computer Science October 2008; 96: 81-103.
17. Ruggiero M, Angiolini F, Poletti F, Bertozzi D, Benini L, Zafalon R,. Scalability analysis of evolving SoC interconnect protocols. In In Int. Symp. on Systems-on-Chip, Tampere, Finland, USA, November 16-18, 2004; 169-172. (Pubitemid 40893174)
18. Austin T, Larson E, Ernst D,. Simplescalar: an infrastructure for computer system modeling. Computer 2002; 35 (2): 59-67.
19. Hartoog MR, Rowson JA, Reddy PD, Desai S, Dunlop DD, Harcourt EA, Khullar N,. Generation of software tools from processor descriptions for hardware/software codesign. In DAC 97: Proceedings of the 34th Annual Design Automation Conference. ACM: New York, NY, USA, 1997; 303-306.
20. Cmelik B, Keppel D,. Shade: a fast instruction-set simulator for execution profiling. In SIGMETRICS 94: Proceedings of the 1994 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems. ACM: New York, NY, USA, 1994; 128-137.
21. Witchel E, Rosenblum M,. Embra: fast and flexible machine simulation. In SIGMETRICS 96: Proceedings of the 1996 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems. ACM: New York, NY, USA, 1996; 68-79. (Pubitemid 126549541)
22. Magnusson PS, Christensson M, Eskilson J, Forsgren D, Hållberg G, Högberg J, Larsson F, Moestedt A, Werner B,. Simics: a full system simulation platform. Computer 2002; 35 (2): 50-58.
23. Hoffmann A, Nohl A, Braun G, Meyr H,. A universal technique for fast and flexible instruction set architecture simulation. In DAC 2002: Proceedings of the 39th Conference on Design Automation. ACM: New York, NY, USA, 2002.
24. Reshadi M, Mishra P, Dutt N,. Instruction set compiled simulation: a technique for fast and flexible instruction set simulation. In Design Automation Conference, 2003. Proceedings, Anaheim, CA, USA, June 2-6, 2003; 758-763.
25. Qin W, D'Errico J, Zhu X,. A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation. In CODES+ISSS 06. ACM: New York, NY, USA, 2006; 193-98.
26. QEMU. (Available from: http://wiki.qemu.org) [Accessed on 1st October, 2012].
27. Jones D, Topham N,. High speed cpu simulation using ltu dynamic binary translation. In HiPEAC 2009: Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers. Springer-Verlag: Berlin, Heidelberg, 2009; 50-64.
28. Hughes CJ, Pai VS, Ranganathan P, Adve SV,. Rsim: simulating shared-memory multiprocessors with ilp processors. Computer 2002; 35: 40-49.
29. Rosenblum M, Herrod SA, Witchel E, Gupta A,. Complete computer system simulation: the simos approach. IEEE Parallel and Distributed Technology 1995; 3 (4): 34-43.
30. Brewer EA, Dellarocas CN, Colbrook A, Weihl WE,. Proteus: a high-performance parallel-architecture simulator. In Proceedings of the 1992 ACM SIGMETRICS Joint International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS'92/PERFORMANCE '92, New York, NY, USA, 1992; 247-248.
31. Wenisch TF, Wunderlich RE, Ferdman M, Ailamaki A, Falsa B, Hoe JC,. SimFlex: statistical sampling of computer system simulation. IEEE Micro 2006; 26 (4): 18-31.
32. Binkert NL, Dreslinski RG, Hsu LR, Lim KT, Saidi AG, Reinhardt SK,. The m5 simulator: modeling networked systems. IEEE Micro 2006; 26 (4): 52-60. (Pubitemid 46504889)
33. Martin MMK, Sorin DJ, Beckmann BM, Marty MR, Xu M, Alameldeen AR, Moore KE, Hill MD, Wood DA,. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Computer Architecture News 2005; 33 (4): 92-99.
34. Argollo E, Falcõn A, Faraboschi P, Monchiero M, Ortega D,. COTSon: infrastructure for full system simulation. Operating Systems Review 2009; 43 (1): 52-61.
35. Zheng G, Kakulapati G, Kalem LV,. BigSim: a parallel simulator for performance prediction of extremely large parallel machines. In 18th International Parallel and Distributed Processing Symposium (IPDPS), Santa Fe, New Mexico, USA, April 26-30, 2004; 78.
36. Kanaujia S, Papazian IE, Chamberlain J, Baxter J,. FastMP: a multi-core simulation methodology. In MoBS 2006: Workshop on Modeling, Benchmarking and Simulation, Boston, Massachusetts, USA, June 2006.
37. Mukherjee S,. Wisconsin wind tunnel II: a fast and portable parallel architecture simulator, 1997.
38. Miller J, Kasture H, Kurian G, Gruenwald C, Beckmann N, Celio C, Eastep J, Agarwal A,. Graphite: A distributed parallel simulator for multicore. The 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA), Banglore, India, January 2010.
39. AMD Simnow. (Available from: http://developer.amd.com/cpu/simnow/pages/ default.aspx) [Accessed on 1st October, 2012].
40. Tan Z, Waterman A, Avizienis R, Lee Y, Cook H, Patterson D, Asanovic̈ K,. RAMP gold: an FPGA-based architecture simulator for multiprocessors. In Design Automation Conference (DAC), 2010 47th. ACM/IEEE, June 13-18, 2010; 463-468.
41. Chatterjee D, DeOrio A, Bertacco V,. Event-driven gate-level simulation with GP-GPUS. In Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE, San Francisco, CA, USA, July 26-31, 2009; 557-562.
42. Gulati K, Khatri S,. Towards acceleration of fault simulation using graphics processing units. In Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE, Anaheim, CA, USA, June 8-13, 2008; 822-827.
43. Han W, Xiaopeng G, Zhiqiang W, Yi L,. Using GPU to accelerate cache simulation. In Parallel and Distributed Processing with Applications, 2009 IEEE International Symposium on, Chengdu, China, August 9-12, 2009; 565-570.