Low-power reconfigurable processor

IEEE Aerospace Conference Proceedings

Volumn 4, Issue , 2002, Pages 1969-1973

  Donohoe, Gregory W ^a   Yeh, Pen Shu ^b  

^a Inst of Adv Microelectron   (United States)

^b NASA GODDARD SPACE FLIGHT CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; COMPUTATIONAL MODEL; MULTI-PROCESSING; RECONFIGURABLE DATA PATH PROCESSORS; RECONFIGURABLE PROCESSORS; STREAMING APPLICATIONS; SYNCHRONOUS DATA FLOW; ULTRA-LOW POWER;

AEROSPACE ENGINEERING;

CMOS INTEGRATED CIRCUITS;

EID: 84879389985     PISSN: 1095323X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AERO.2002.1036909     Document Type: Conference Paper

References (13)

1. J. Villasenor and W.H. Mangione-Smith, Configurable Computing, Scientific American, June, 1997.
2. André DeHon, Reconfigurable Architectures for General-Purpose Computing, Massachusetts Institute of Technology Artificial Intelligence Laboratory Report No. 1586, sponsored under contract F30602-94-C-0252, October 1996.
3. G.W. Donohoe and J.C. Lyke, Adaptive Computing for Space, Proc. 42nd Midwest Symposium on Circuits and Systems, Las Cruces, New Mexico, August 8-88, 1999.
4. G.W. Donohoe, K.J. Hass, S. Bruder, and P.-S. Yeh, Reconfigurable Data Path Processor for Space, Proc. Military and Aerospace Applications of Programmable Logic Devices 2000, Laurel, MD, September 24-28, 2000.
5. E.A. Lee, and Thomas M. Parks, Dataflow Process Networks, Proceedings of the IEEE, May 1995.
6. H.F. Benz, J.W. Gambles, S.R. Whitaker, K.J. Hass, P.-S. Yeh, and G.K. Maki, Low Power Radiation Tolerant VLSI for Advanced Spacecraft, Proc. 2002 IEEE Aerospace Conference, Big Sky, Montana, March 2002.
7. J.B. Kuo, James and J-H. Lou, Low-Voltage CMOS VLSI Circuits, John Wiley & Sons, 1999.
8. M.N. Liu and S. Whitaker, Low Power SEU Immune CMOS Memory Circuits, IEEE Trans. Nuclear Science, vol. 39, pp. 1679-1684, December 1992.
9. G.W. Donohoe, D. Buehler, and S. Bruder, A Design Strategy for Fixed Word Length Data Paths, Proc. NASA Symposium on VLSI Design, Albuquerque, NM, Nov. 7-8, 2000.
10. The Math Works, Inc. 3 Apple Hill Drive, Natick, MA 01760-2098, http://www.mathworks.com.
11. University of California at Berkeley, http://ptolemy.eecs.berkeley.edu.
12. Cadence Design Systems, Inc., 2655 Seely Road San Jose, CA 95134, http://www.cadence.com.
13. Khoral Inc., 6200 Uptown Blvd NE Suite 200, Albuquerque, NM 87108, http://www.khoral.com.