Low-power floating-point encoding for signal processing applications

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn 2003-January, Issue , 2003, Pages 292-297

  Visalli, G ^a   Pappalardo, F ^a  

^a STMICROELECTRONICS   (Italy)

Author keywords

Arithmetic; Convolutional codes; Encoding; Fading; Gaussian noise; Modems; Multimedia systems; Power system modeling; Signal processing; Viterbi algorithm

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CONVOLUTIONAL CODES; DIGITAL ARITHMETIC; ENCODING (SYMBOLS); GAUSSIAN NOISE (ELECTRONIC); IMAGE COMMUNICATION SYSTEMS; MICROPROCESSOR CHIPS; MODEMS; MULTIMEDIA SYSTEMS; SYSTEM-ON-CHIP; VITERBI ALGORITHM; WIRELESS TELECOMMUNICATION SYSTEMS;

FADING; FLOATING POINT NUMBERS; FLOATING POINT OPERATIONS; FLOATING POINT UNITS; LOW POWER APPLICATION; POWER SYSTEM MODEL; SIGNAL PROCESSING APPLICATIONS; WIRELESS COMMUNICATIONS;

SIGNAL PROCESSING;

EID: 84878332596     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2003.1235685     Document Type: Conference Paper

References (6)

1. "IEEE Standard for Binary Floating-Point Arithmetic" ANSI/IEEE Std. 754-1985 New York, The institute of Electrical and Electronics Engineers, Inc., August 12,1985.
2. J. Tong, D. Nagle, R. Rutenbar "Reducing Power by Optimizing the Necessary Precision/Range of Floating Point Arithmetic". IEEE Trans. On VLSI Vol.8 June 2000.
3. J. Hagenauer, P. Hoer, "A Viterbi Algorithm with Soft-Decision Outputs and its Application", Proceedings of IEEE Globecomm 1989, Dallas November 1989.
4. C. Berrou, P. Adde, E. Angui, S. Faudeil, "A low complexity Soft-Output Viterbi Decoder Architecture", IEEE ICC'93 Geneva May 1993.
5. M.F. Pop, N.C. Belieu "Limitation of sum of sinusoids fading channel simulators" IEEE Trans. On Communication April 2001 Volume 49 Number 4.
6. P. Dent, G.E. Bottomley, T. Croft "Jakes Fading Model Revisited" IEEE Electronics Letter June 1993 Vol.29 Number 13.