Self-super-cutoff power gating with state retention on a 0.3V 0.29fJ/cycle/gate 32b RISC core in 0.13μm CMOS

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 56, Issue , 2013, Pages 426-427

  Chen, Jian Shiun ^a   Yeh, Chingwei ^a   Wang, Jinn Shyan ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CHARGE PUMP; EFFECTIVE APPROACHES; LOW THRESHOLDS; LOW-VOLTAGE; POWER GATINGS; RISC CORE; STATE-RETENTION; SUPPLY VOLTAGES;

EID: 84876551632     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2013.6487799     Document Type: Conference Paper

References (5)

1. J. Kwong, Y. Ramadass, N. Verma, M. Koesler, K. Huber, H. Moormann, and A. Chandrakasan, "A 65nm Sub-Vt microcontroller with integrated SRAM and switched-capacitor DC-DC converter," ISSCC Dig. Tech. Papers, pp. 318-319, 2008
2. B.H. Calhoun and A.P. Chandrakasan, "Ultra-dynamic voltage scaling (UDVS) using sub-Threshold operation and local voltage dithering," IEEE J. Solid-State Circuits, vol. 41, pp. 238-245, 2006
3. H. Kawaguchi, K. Nose, and T. Sakurai, "A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current," IEEE J. Solid-State Circuits, vol. 35, pp. 1498-1501, 2000
4. J.-S. Wang, H.-Y. Li, Chingwei Yeh, and T.-F. Chen, "Design techniques for single-low-VDD CMOS systems," IEEE J. Solid-State Circuits, vol. 40, pp. 1157-1165, 2005
5. J.-S. Wang, J-S. Chen, Y.M. Wang, and C. Yeh, "A 230mV-To-500mV 375KHz-To-16MHz 32b RISC core in 0.18μm CMOS," ISSCC Dig. Tech. Papers, pp. 294-295. 2007