Pulse-modulated vision chips with versatile-interconnected pixels

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1800 LNCS, Issue , 2000, Pages 1063-1071

  Ohta, Jun ^a   Uehara, Akihiro ^a   Tokuda, Takashi ^a   Nunoshita, Masahiro ^a  

^a NARA INSTITUTE OF SCIENCE AND TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT INTERCONNECTS; PIXELS; PULSE WIDTH MODULATION; VOLTAGE CONTROL; CMOS INTEGRATED CIRCUITS; COMPUTER VISION; COUNTING CIRCUITS; FREQUENCY MODULATION; MODULATION; PULSE TIME MODULATION;

CMOS PROCESSS; IMAGE PREPROCESSING; PULSE MODULATED; PULSE TRAIN; TYPES OF VISIONS; VISION CHIPS;

COMPUTER VISION; IMAGE PROCESSING;

EID: 84876361692     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45591-4_146     Document Type: Conference Paper

References (8)

1. For example, Koch, C., Li, H.: VISION CHIPS, Implementing Vision Algorithms with Analog VLSI Circuits. IEEE Computer Society Press, CA (1995).
2. For example, Mass, W., Bishop, C.M. (eds.): Pulsed Neural Networks. The MIT Press, Mass. (1998).
3. Ni, Y., Devos, F., Boujrad, M., Guan, H.,: Histogram-Equalization-Based Adaptive Image Sensor for Real-Time Vision. IEEE J. Solid-State Circuits, 32 (1997) 1027-1036.
4. Nagata, M., Homma, M., Takeda, N., Norie, T., Iwata, A.: A Smart CMOS Imager with Pixel Level PWM Signal Processing. IEEE 1999 Symposium on VLSI Circuits, (1999) 141-144.
5. Mead, C.: Analog VLSI and Neural Systems. Addison-Wesley Pub. Inc., Mass. (1989).
6. Yang, W.: A Wide-Dynamic-Range, Low-Power Photosensor Array. 1994 IEEE Int'l Solid-State Circuits Conference (1994) 230-231.
7. Andoh, F. Nakayama, M., Shimamoto, H., Fujita, Y.: A Digital Pixel Image Sensor with 1-bit ADC and 8-bit Pulse Counter in each Pixel. 1999 IEEE Workshop on Charge-Coupled Devices and Advanced Image Sensors, (1999) 44-47.
8. Wong, H.-S.: IEEE Trans. Electron Devices: Technology and Device Scaling Considerations for CMOS Imagers. 43 (1996) 2131-2142.