|
Volumn , Issue , 1993, Pages 202-211
|
A stochastic neural architecture that exploits dynamically reconfigurable FPGAs
a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
BINARY SEQUENCES;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
INTEGRATED CIRCUIT DESIGN;
NETWORK ARCHITECTURE;
REAL TIME CONTROL;
RECONFIGURABLE ARCHITECTURES;
RECONFIGURABLE HARDWARE;
DIGITAL ARCHITECTURE;
DIGITAL CIRCUITRY;
FINE GRAINED;
NEURAL ARCHITECTURES;
REAL-TIME IMPLEMENTATIONS;
RECONFIGURABLE;
SPECIFIC VALUES;
STOCHASTIC COMPUTING;
STOCHASTIC SYSTEMS;
|
EID: 84873871151
PISSN: 10823409
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/FPGA.1993.279462 Document Type: Conference Paper |
Times cited : (47)
|
References (14)
|