Device for generating binary sequences for stochastic computing

Electronics Letters

Volumn 29, Issue 1, 1993, Pages 80-81

  van Daalen, M ^a   Jeavons, P ^a   Shawe Taylor, J ^a   Cohen, D ^a  

^a UNIVERSITY OF LONDON   (United Kingdom)

Author keywords

Binary sequences; Information theory; Logic and logic design

Indexed keywords

BINARY SEQUENCES; DIGITAL CIRCUITS; INTEGRATED CIRCUIT MANUFACTURE; STATISTICAL METHODS; VLSI CIRCUITS;

BINARY SEQUENCE GENERATION; DIGITAL NEURAL NETWORKS; STOCHASTIC BIT STREAMS; STOCHASTIC COMPUTING; STOCHASTIC NEURAL NETWORKS;

NEURAL NETWORKS;

EID: 0027910933     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:19930052     Document Type: Article

References (8)

1. GAINES, B. R.: ‘Stochastic computing systems’, Advances in Information Systems Science, 1969, 2, pp. 37-172
2. VAN DAALEN, M., JEAVONS, P., and SHAWE-TAYLOR, J.: ‘Probabilistic bit stream neural chip: Implementation’. Int. Workshop on VLSI for Artificial Intelligence and Neural Networks, Oxford University, September 1990
3. SHAWE-TAYLOR, J., JEAVONS, P., and VAN DAALEN, M.: ‘Probabilistic bit stream neural chip: Theory’, Connection Science, 1991, 3, (3), pp. 317-328
4. STANFORD TOMLINSON, M., JUN., WALKER, D. J., and SILVILOTTI, M. A.: ‘A digital neural network architecture for VLSI’. IJCNN, San Diego, 1990, II, pp. 545-550
5. ALSPECTOR, J., GANNETT, J. W., HABER, S., PARKER, M. B., and CHU, R.: ‘A VLSI efficient technique for generating multiple uncorrelated noise sources and its application to stochastic neural networks’, IEEE Trans., 1991, CAS-38, (1), pp. 109-122
6. Toshiba Ltd: ‘Field programmable gate array’. TC9900, 1992
7. WATSON, E. J.: ‘Primitive polynomials (mod 2)’, Math. Comp., 1962, 16, pp. 368-369
8. ZIERLER, N.: ‘Primitive trinomials whose degree is a Mersenne exponent’, Inf. Control., 1969,15, pp. 67-69