Throughput driven transformations of Synchronous Data Flows for mapping to heterogeneous MPSoCs

Proceedings - 2012 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2012

Volumn , Issue , 2012, Pages 144-151

  Stulova, Anastasia ^a   Leupers, Rainer ^a   Ascheid, Gerd ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP VENDORS; EFFICIENCY REQUIREMENTS; HETEROGENEOUS ARCHITECTURES; INTERCONNECT FABRICS; MODEL OF COMPUTATION; MODERN EMBEDDED SYSTEMS; MULTI-APPLICATION; MULTI-CORE PLATFORMS; MULTICORE ARCHITECTURES; MULTIPLE APPLICATIONS; NON-UNIFORM; PROCESSING ENGINE; RAPID GROWTH; SOFTWARE DEVELOPMENT TOOLS; STREAMING APPLICATIONS; SYNCHRONOUS DATA FLOW; TEST CASE;

COMPUTER SIMULATION; EMBEDDED SYSTEMS; ENERGY EFFICIENCY; SOFTWARE ARCHITECTURE; THROUGHPUT;

RESPONSE TIME (COMPUTER SYSTEMS);

EID: 84873536098     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SAMOS.2012.6404168     Document Type: Conference Paper

References (22)

1. P. Cumming, The TI OMAP Platform Approach to SoC. Kluwer, 2003.
2. L. Benini et al., "P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator," in Proc. of DATE, 2012.
3. E. A. Lee and D. G. Messerschmitt, "Synchronous Data Flow: Describing signal processing algorithm for parallel computation," in Proc. of COMPCON, 1987.
4. M. I. Gordon et al., "Exploiting coarse-grained task, data, and pipeline parallelism in stream programs," in Proc. of ASPLOS, 2006.
5. J. Castrillon et al., "Component-based waveform development: the Nucleus tool flow for efficient and portable Software Defined Radio," Analog Integrated Circuits and Signal Processing, vol. 69, no. 2, pp. 173-190, Oct 2011.
6. Synopsys, "Algorithm design and analysis: System Studio and SPW," (Visited Oct 2011). [Online]. Available: http://www.synopsys.com/ Systems/BlockDesign/DigitalSignalProcessing/Pages/default.aspx
7. S. Sriram and S. S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization. NY, USA: Marcel Dekker, Inc., 2000.
8. J. Castrillon et al., "Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms," in Proc. of DATE, 2010.
9. S. M. Farhad et al., "Orchestration by approximation: mapping stream programs onto multicore architectures," SIGARCH Comput. Archit. News, vol. 39, pp. 357-368, March 2011.
10. J. Pino et al., "A hierarchical multiprocessor scheduling system for DSP applications," in Proc. of ASILOMAR, 1995.
11. S. Tripakis et al., "Compositionality in synchronous data flow: Modular code generation from hierarchical SDF graphs," UC Berkeley, Tech. Rep. UCB/EECS-2010-52, May 2010.
12. M. Kudlur and S. A. Mahlke, "Orchestrating the execution of stream programs on multicore platforms," in Proc. of PLDI, 2008.
13. A. Hormati et al., "Flextream: Adaptive compilation of streaming applications for heterogeneous architectures," in Proc. of PACT, 2009.
14. L. Thiele et al., "Mapping applications to tiled multiprocessor embedded systems," in Proc. of ACSD, 2007.
15. G. Mariani et al., "A design space exploration methodology supporting run-time resource management for multi-processor systems-on-chip, " in Proc. of SASP, 2009.
16. R. Chiong et al., Eds., Variants of Evolutionary Algorithms for Real- World Applications. Springer-Verlag GmbH: Berlin, Germany, 2011.
17. A. Ghamarian et al., "Throughput analysis of synchronous data flow graphs," in Proc. of ACSD, 2006.
18. M. Bamakhrama and T. Stefanov, "Hard-real-time scheduling of datadependent tasks in embedded streaming applications," in Proc. of EMSOFT, 2011.
19. G. Palermo et al., "Robust optimization of SoC architectures: A multiscenario approach," in Proc. of ESTImedia, 2008.
20. ArtistDesign, "Benchmarks Suit," (Visited Oct 2011). [Online]. Available: http://www.artist-embedded.org/artist/Benchmarks.html
21. Synopsys, "Platform Architect," (Visited Oct 2011). [Online]. Available: http://www.synopsys.com/Systems/ArchitectureDesign/Pages/default.aspx
22. J. Castrillon et al., "Task management in MPSoCs: An ASIP approach," in Proc. of ICCAD, 2009.