Vhdl modeling of an adaptive architecture for real-Time image enhancement

Proceedings - 1999 Fall VIUF Workshop, VIUF 1999

Volumn , Issue , 1999, Pages 94-100

  Bidarte, U ^a   Ezquerra, J A ^a   Zuloaga, A ^a   Martin, J L ^a  

^a UNIVERSITY OF THE BASQUE COUNTRY UPV EHU   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; IMAGE PROCESSING;

ADAPTIVE ARCHITECTURE; IMAGE FILE FORMATS; IMAGE PROCESSING APPLICATIONS; IMAGE PROCESSING SYSTEM; PHYSICAL REALIZATION; REAL-TIME IMAGE ENHANCEMENT; SIMULATION PROCESS; STATISTICAL PROCESSING;

IMAGE ENHANCEMENT;

EID: 84872380137     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VIUF.1999.801985     Document Type: Conference Paper

References (17)

1. R. Dale-Jones, T. Tjahjadi, "Four algorithms for enhancing images with large peaks in their histogram", Image and Vision Computing, September 1992, Vol. 10, No. 7, pp. 496-507.
2. Y. Torroja, T. Riesgo, E. de la Torre, J. Uceda, "Design for reusability: Generic and Configurable Designs", Proceedings of System Modeling and Code Reusability, 1997, pp. 11-21.
3. L. Terés, Y. Torroja, S. Olcoz, E. Villar, VHDL: Lenguaje Estándar de Diseño Electrónico, McGraw-Hill, Madrid, 1997.
4. Kenneth R. Castleman, Digital Image Processing, Prentice Hall, 1996.
5. M. A. Sid-Ahmed, Image Processing: Theory, Algorithms, & Architectures, McGraw-Hill, 1995.
6. K. Skahill, VHDL for Programmable Logic, Cypress Semiconductor, San Jose, CA, 1995.
7. S. Chan, H. Ngai, K. Ho. A Programmable Image Processing System Using FPGAs. Int. J. Electronics. 1993. 75. 4. 725-730
8. C. Jiménez, S. Sánchez, A. Barriga, "Desarrollo en VHDL de una Librería de Celdas Parameterizables para la Descripción y Síntesis de Controladores Difusos", Proceedings of DCIS?96, 1996, pp. 493-498.
9. S. Chan, H. Ngai, K. Ho, "A Programmable Image Processing System Using FPGAs", Int. J. Electronics, 1993, Vol. 75, No. 4, pp. 725-730.
10. C. Jiménez, S. Sánchez, A. Barriga, "Desarrollo en VHDL de una Librería de Celdas Parameterizables para la Descripción y Síntesis de Controladores Difusos", Proceedings of DCIS?96, 1996, pp. 493-498.
11. S. Mueller, "Validate Image-Processing Device Models with a VHDL Test Environment", Electronic Design, 1997, Vol. 45, No. 22, pp. 59-64.
12. A. Zuloaga, J. L. Martin and J. A. Ezquerra, "Hardware Architecture for Optical Flow Estimation in Real Time", Proceedings of International Conference on Image Processing (ICIP?98), 1998, Vol. 3, pp. 972-976.
13. Altera Corporation, 1998 Data Book, San Jose, CA, 1998.
14. R. B. Paranjape, W. M. Morrow, R. M. Rangayyan, "Adaptive-Neighborhood Histogram Equalization for Image Enhancement", CVGIP: Graphical Models and Image Processing, May 1992, Vol. 54, No. 3, pp. 259-267.
15. J. A. Stark, W. J. Fitzgerald, "An alternative Algorithm for Adaptive Histogram Equalization", Graphical Models and Image Processing, March 1996, Vol. 58, No. 2, pp. 180-185.
16. D. J. Ketchum, "Real-Time image enhancement techniques", Proc. SPIE/OSA 74, 1976, pp. 120-125.
17. R. Hummel, "Image Enhancement by Histogram Transformation", Computer Graphics and Image Processing, 1977, No. 6, pp. 184-195.