SIMD/MIMD dynamically-reconfigurable architecture for high-performance embedded vision systems

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2012, Pages 94-101

  Nieto, A ^a   Vilarino D L ^a   Brea, V M ^a  

^a University of Santiago de Compostela ^*  (Spain)

Author keywords

FPGA; hybrid; image processing; MIMD; SIMD; SoC

Indexed keywords

APPLICATION DEVELOPMENT; CO-PROCESSORS; COMPUTATIONAL WORKLOAD; DATA PATHS; FUNCTIONAL UNITS; HARDWARE ARCHITECTURE; HIGH PERFORMANCE DEVICES; HYBRID; IMAGE AND VIDEO PROCESSING; LOW COSTS; MIMD; PEAK PERFORMANCE; SIMD; SOC; SYSTEM ON CHIPS; VISION SYSTEMS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER VISION; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RAPID PROTOTYPING; VIDEO SIGNAL PROCESSING;

RECONFIGURABLE ARCHITECTURES;

EID: 84870741726     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2012.8     Document Type: Conference Paper

References (13)

1. R. Szeliski, Computer vision: Algorithms and applications. Springer-Verlag New York Inc, 2010.
2. M. Kolsch and S. Butner, "Hardware Considerations for Embedded Vision Systems," Embedded Computer Vision, Springer, pp. 3-26, 2009.
3. A. Nieto, D.L. Vilariño and V.M. Brea, "Towards the optimal hardware architecture for Computer Vision," in Machine Vision - Applications and Systems, F. Solari, Ed. InTech-Open Access Publisher, 2011.
4. A. Merigot and A. Petrosino, "Parallel processing for image and video processing: Issues and challenges," Parallel Computing, vol. 34, no. 12, pp. 694-699, 2008.
5. H. Siegel, J. Armstrong, and D. Watson, "Mapping computer-vision-related tasks onto reconfigurable parallel-processing systems," IEEE Computer, pp. 54-63, 1992.
6. A. Nieto, V.M. Brea, D.L. Vilariño, and R.R. Osorio, "Performance analysis of massively parallel embedded hardware architectures for retinal image processing," EURASIP Journal on Image and Video Processing, vol. 2011, no. 1, p. 10, 2011.
7. O. Almer, R. Bennett, I. Böhm, A. Murray, X. Qu, M. Zuluaga, B. Franke, and N. Topham, "An end-to-end design flow for automated instruction set extension and complex instruction selection based on gcc," in International Workshop on GCC Research Opportunities, 2009.
8. A. Gentile and D. Wills, "Portable video supercomputing," IEEE Trans. on Computers, vol. 53, no. 8, pp. 960-973, 2004.
9. W. e. a. Dally, "Stream processors: Progammability and efficiency," ACM Queue, vol. 2, no. 1, p. 52, 2004.
10. M. Geilen and T. Basten, "Requirements on the execution of Kahn process networks," Programming Languages and Systems, 2003.
11. J. Lee and L. Shannon, "The effect of node size, heterogeneity, and network size on FPGA based NoCs," in International Conference on Field-Programmable Technology, dec. 2009, pp. 479-482.
12. N. Alaraje, J. DeGroat, and H. Jasani, "SoFPGA (System-on-FPGA) architecture: Performance analysis," in IEEE International Conference on Electro/Information Technology, may. 2007, pp. 551-556.
13. A. Nieto, D.L. Vilariño and V.M. Brea, "Feature detection and matching on an SIMD/MIMD hybrid embedded processor," in 8th IEEE Workshop on Embedded Vision, IEEE Conference on Computer Vision and Pattern Recognition (CVPR 2012), June 2012.