Model checking for a first-order temporal logic using multiway decision graphs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1427 LNCS, Issue , 1998, Pages 219-231

  Xu, Y ^a   Cerny, E ^a   Song, X ^a   Corella, F ^b   Ait Mohamed O ^a  

^a UNIVERSITÉ DE MONTRÉAL   (Canada)

^b HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS; COMPUTER CIRCUITS; MODEL CHECKING; COMPUTATION THEORY; TEMPORAL LOGIC;

ABSTRACT STATE MACHINES; FAIRNESS CONSTRAINTS; FIRST-ORDER TEMPORAL LOGIC; LINEAR TIME TEMPORAL LOGIC; LIVENESS PROPERTIES; MULTIWAY DECISION GRAPHS; REGISTER TRANSFER LEVEL; UNINTERPRETED FUNCTION SYMBOLS;

TEMPORAL LOGIC; MODEL CHECKING;

EID: 84863919267     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0028747     Document Type: Conference Paper

References (16)

1. Cyrluk D. and Narendran P. Ground temporal logic: A logic for hardware verification. In D. L. Dill, editor, Computer Aided Verification, volume 818 of Lecture Notes in Computer Science. Springer Verlag, 1994.
2. Emerson E. A. and Lei C. L. Modalities for Model Checking: Branching Time Logic Strikes Back. Science of Computer Programming, 8:275-306, 1987. (Pubitemid 17617705)
3. Clarke E. M. and Emerson E., A. Design and Synthesis of synchronization skeletons using branching time temporal logic. In Workshop on Logics of Programs, number 131 in Lecture Notes in Computer Science, pages 52-71, New York, 1981. Springer-Verlag.
4. Corella F., Langevin M., Cerny E., Zhou Z., and Song X. State enumeration with abstract descriptions of state machines. In Proc. IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (Charme'95), Frankfurt, Germany, October 1995.
5. Corella F., Zhou Z., Song X., Langevin M., and Cerny E. Multiway decision graphs for automated hardware verification. Formal Methods in System Design, 10(1):7-46, February 1997. (Pubitemid 127506980)
6. Hungar H., Grumberg O., and Damm W. What if Model Checking Must Be Truly Symbolic. In Workshop on Tools and Algorithms for the Construction and Analysis of Systems (TACAS'95), Aarhus, Denmark, May 1995.
7. Burch J. R. and Dill D. L. Automatic verification of pipelined microprocessor control. In D. L. Dill, editor, Proc. Work, on Computer-Aided Verification, number 818 in Lecture Notes in Computer Science. Springer Verlag, 1994.
8. 20 States and Beyond. In LICS, 1990.
9. McMillan K. L. Symbolic model checking: An approach to the state explosion problem. PhD thesis, School of Computer Science, Carnegie Mellon University, Pittsburgh, 1992.
10. Ait Mohamed O., Cerny E., and Song X. MDG-based verification by retiming and combinational transformations. In Magdy A. Bayoumi and Graham Jullien, editors, Proc. of the Great Lakes Symposium on VLSI (GLS- VLSI'98, pages 356-361, Lafayette, Louisiana, USA, 1998. IEEE Computer Society Press.
11. Aït Mohamed O., Song X., and Cerny E. On the Non-termination of MDG-based Abstract State Enumeration. In Proc. IFIP W 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (Charme'97), Montréal, October 1997. IFIP, Chapmann & Hall.
12. Coudert O. and Madre J. C. A unified framework for the formal verification of sequential circuits. In International Conference on Computer-Aided Design, 1990.
13. Hojati R., Dill D. L., and Brayton R. K. Verifying linear temporal properties of data insensitive controllers using finite instantiations. In Conference on Hardware Description Languages (CHDL'97), April 1997.
14. Hojati R. and Brayton R. K. Automatic datapath Abstraction In Hardware Systems. In Conference on Computer-Aided Verification, June 1995.
15. Kurshan R. P. Reducibility in Analysis of Coordination, volume 103 of Lecture Notes in Computer Science, pages 19-39. Springer-Verlag, 1987.
16. Xu Y. Model checking for a first-order branching time temporal logic based on abstract description of state machines. PhD thesis, D'IRO, University of Montréal, 1998. Draft.