-
1
-
-
77954990110
-
A New Combinational Logic Minimization Technique with Applications to Cryptology
-
Festa, P. (ed.) SEA 2010. Springer, Heidelberg
-
Boyar, J., Peralta, R.: A New Combinational Logic Minimization Technique with Applications to Cryptology. In: Festa, P. (ed.) SEA 2010. LNCS, vol. 6049, pp. 178-189. Springer, Heidelberg (2010)
-
(2010)
LNCS
, vol.6049
, pp. 178-189
-
-
Boyar, J.1
Peralta, R.2
-
2
-
-
0346707588
-
On the multiplicative complexity of Boolean functions over the basis (∧, ⊕, 1)
-
Boyar, J., Peralta, R., Pochuev, D.: On the multiplicative complexity of Boolean functions over the basis (∧, ⊕, 1). Theoretical Computer Science 235, 43-57 (2000)
-
(2000)
Theoretical Computer Science
, vol.235
, pp. 43-57
-
-
Boyar, J.1
Peralta, R.2
Pochuev, D.3
-
3
-
-
27244440344
-
A Very Compact S-Box for AES
-
Rao, J.R., Sunar, B. (eds.) CHES 2005. Springer, Heidelberg
-
Canright, D.: A Very Compact S-Box for AES. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 441-455. Springer, Heidelberg (2005)
-
(2005)
LNCS
, vol.3659
, pp. 441-455
-
-
Canright, D.1
-
4
-
-
27244450819
-
-
Tech. Rep. NPS-MA-05-001, Naval Postgraduate School
-
Canright, D.: A very compact Rijndael S-box. Tech. Rep. NPS-MA-05-001, Naval Postgraduate School (2005)
-
(2005)
A Very Compact Rijndael S-box
-
-
Canright, D.1
-
5
-
-
84863629206
-
Solving circuit optimisation problems in cryptography and cryptanalysis
-
ePrint Archive 2011
-
Courtois, N., Hulme, D., Mourouzis, T.: Solving circuit optimisation problems in cryptography and cryptanalysis. IACR Cryptology ePrint Archive 2011, 475 (2011)
-
(2011)
IACR Cryptology
, vol.475
-
-
Courtois, N.1
Hulme, D.2
Mourouzis, T.3
-
6
-
-
77954969533
-
Synthesizing Shortest Linear Straight-Line Programs over GF(2) Using SAT
-
Strichman, O., Szeider, S. (eds.) SAT 2010. Springer, Heidelberg
-
Fuhs, C., Schneider-Kamp, P.: Synthesizing Shortest Linear Straight-Line Programs over GF(2) Using SAT. In: Strichman, O., Szeider, S. (eds.) SAT 2010. LNCS, vol. 6175, pp. 71-84. Springer, Heidelberg (2010)
-
(2010)
LNCS
, vol.6175
, pp. 71-84
-
-
Fuhs, C.1
Schneider-Kamp, P.2
-
8
-
-
0000827611
-
m) using normal bases
-
m) using normal bases. Inf. Comput. 78(3), 171-177 (1988)
-
(1988)
Inf. Comput.
, vol.78
, Issue.3
, pp. 171-177
-
-
Itoh, T.1
Tsujii, S.2
-
9
-
-
0011995095
-
A method of circuit synthesis
-
Izvestia V.U.Z.
-
Lupanov, O.B.: A method of circuit synthesis. Izvestia V.U.Z. Radiofizika 1, 120-140 (1958)
-
(1958)
Radiofizika
, vol.1
, pp. 120-140
-
-
Lupanov, O.B.1
-
10
-
-
35248894915
-
An Optimized S-Box Circuit Architecture for Low Power AES Design
-
Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. Springer, Heidelberg
-
Morioka, S., Satoh, A.: An Optimized S-Box Circuit Architecture for Low Power AES Design. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 172-186. Springer, Heidelberg (2003)
-
(2003)
LNCS
, vol.2523
, pp. 172-186
-
-
Morioka, S.1
Satoh, A.2
-
11
-
-
0003508558
-
-
NIST: National Institute of Standards and Technology November
-
NIST: Advanced Encryption Standard (AES) (FIPS PUB 197). National Institute of Standards and Technology (November 2001)
-
(2001)
Advanced Encryption Standard (AES) (FIPS PUB 197)
-
-
-
12
-
-
78049333152
-
2) and Conversion Matrices of Subbytes of AES
-
Mangard, S., Standaert, F.-X. (eds.) CHES 2010. Springer, Heidelberg
-
2) and Conversion Matrices of Subbytes of AES. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol. 6225, pp. 234-247. Springer, Heidelberg (2010)
-
(2010)
LNCS
, vol.6225
, pp. 234-247
-
-
Nogami, Y.1
Nekado, K.2
Toyota, T.3
Hongo, N.4
Morikawa, Y.5
-
15
-
-
84946832086
-
A Compact Rijndael Hardware Architecture with S-Box Optimization
-
Boyd, C. (ed.) ASIACRYPT 2001. Springer, Heidelberg
-
Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A Compact Rijndael Hardware Architecture with S-Box Optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol. 2248, pp. 239-254. Springer, Heidelberg (2001)
-
(2001)
LNCS
, vol.2248
, pp. 239-254
-
-
Satoh, A.1
Morioka, S.2
Takano, K.3
Munetoh, S.4
-
16
-
-
84938487169
-
The synthesis of two-terminal switching circuits
-
Shannon, C.E.: The synthesis of two-terminal switching circuits. Bell System Tech. J. 28, 59-98 (1949)
-
(1949)
Bell System Tech. J.
, vol.28
, pp. 59-98
-
-
Shannon, C.E.1
|