Fast design space exploration through validity and quality filtering of subsystem designs

HP Laboratories Technical Report

Volumn , Issue 98, 2000, Pages

  Abraham, Santosh G ^a   Rau, B Ramakrishna ^a   Schreiber, Robert ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

Automated design; Design space decomposition; Hierarchical evaluation; Multi objective optimization; Multiple criteria optimization; Performance evaluation; Trace driven simulation

Indexed keywords

AUTOMATED DESIGNS; DESIGN SPACE DECOMPOSITION; HIERARCHICAL EVALUATION; MULTI-OBJECTIVE OPTIMIZATION; MULTIPLE CRITERIA OPTIMIZATION; PERFORMANCE EVALUATION; TRACE-DRIVEN SIMULATION;

AUTOMATION; BENCHMARKING; COMPUTER SIMULATION; COSTS; DATA REDUCTION; FILTRATION; LARGE SCALE SYSTEMS; OPTIMIZATION; PERFORMANCE; QUALITY ASSURANCE; REAL TIME SYSTEMS;

SPACE RESEARCH;

EID: 84862441827     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (28)

1. V. Pareto, "Cours d'economic politique," Rouge, Laussanne, Switzerland, 1896.
2. Y.Y. Haimes and D. Li, "Hierarchical multiobjective analysis for large-scale systems: Review and current status," Automatica, vol. 24, no. 1, pp. 53-69, 1988.
3. J. Yang and T.-S. Chang, "Multiobjective scheduling for IC sort and test with a simulation testbed," IEEE Trans. Semiconductor Manufacturing, vol. 11, no. 2, pp. 304-315, 1998.
4. V. Kathail, M.S. Schlansker, and B.R. Rau, "HPL PlayDoh Architecture Specification: Version 1.1," Technical Report HPL-93-80 (R.1), Hewlett-Packard Laboratories, Feb. 2000 (originally published as "HPL PlayDoh Architecture Specification: Version 1.0", Feb. 1991).
5. V. Kathail, M.S. Schlansker, and B.R. Rau, "HPL PlayDoh Architecture Specification: Version 1.1," Technical Report HPL-93-80 (R.1), Hewlett-Packard Laboratories, Feb. 2000 (originally published as "HPL PlayDoh Architecture Specification: Version 1.0", Feb. 1991).
6. M.S. Schlansker and B.R. Rau, "EPIC: Explicitly Parallel Instruction Computing," IEEE Computer, pp. 37-45, Feb. 2000.
7. M. Schlansker, et al., "Achieving high levels of instruction-level parallelism with reduced hardware complexity," HPL-96-120, Hewlett-Packard Laboratories, Feb. 1997.
8. S. Aditya and B.R. Rau, "Automatic architectural synthesis and compiler retargeting for VLIW and EPIC processors," Technical Report HPL-1999-93, Hewlett-Packard Laboratories, http://www.hpl.hp.com/techpubs/1999/HPL-1999-93.pdf, Jan. 2000.
9. S. Aditya, B.R. Rau, and R. Johnson, "Automatic design of VLIW/EPIC instruction formats," Technical Report HPL-1999-94, Hewlett-Packard Laboratories, http://www.hpl.hp.com/techpubs/1999/HPL-1999-94.pdf, April 2000.
10. R. Schreiber, et al., "High-level synthesis of nonprogrammable hardware accelerators," Technical Report HPL-2000-31, Hewlett-Packard Laboratories, http://www.hpl.hp.com/techpubs/2000/HPL-2000-31.pdf, May 2000.
11. R. Schreiber, et al., "High-level synthesis of nonprogrammable hardware accelerators," Proc. ASAP, June 2000.
12. S.G. Abraham and S.A. Mahlke, "Automatic and efficient evaluation of memory hierarchies for embedded systems," Proc. Int. Symp. Microarchitecture, pp. 114-125, Haifa, Israel, Nov. 1999.
13. S.G. Abraham and S.A. Mahlke, "Automatic and efficient evaluation of memory hierarchies for embedded systems," Technical Report HPL-1999-132, Hewlett-Packard Laboratories, http://www.hpl.hp.com/ techpubs/1999/HPL-1999-132.pdf, Nov. 1999.
14. R.A. Sugumar and S.G. Abraham, "Efficient Simulation of Caches under Optimal Replacement with Applications to Miss Characterization," Proc. ACM SIGMETRICS Conf., pp. 24-35, 1993.
15. R.A. Sugumar and S.G. Abraham, "Multi-configuration simulation algorithms for the evaluation of computer architecture designs," CSE-TR-173-93, CSE Division, University of Michigan, Ann Arbor, 1993.
16. G. Dantzig and P. Wolfe, "Decomposition principle for linear programs," Ops. Res., vol. 8, pp. 101-111, 1960.
17. L.A. Zadeh, "Optimality and non-scalar valued performance criteria," IEEE Trans. Automatic Control, vol. 8, pp. 59-60, 1963.
18. K.S. Narendra and K. Parthasarathy, "Learning automata approach to hierarchical multiobjective analysis," IEEE Trans. System, Man and Cybernetics, vol. 21, no. 1, pp. 263-273, Jan./Feb. 1991.
19. E. Zitzler and L. Thiele, "Multiobjective evolutionary algorithms: A comparative case study and the strength Pareto approach," IEEE Trans. Evolutionary Computation, vol. 3, no. 4, pp. 257-271, Nov. 1999.
20. D. Li and Y.Y. Haimes, "Hierarchical generating method for large-scale multiobjective systems," J. Optimization Theory and Applications, vol. 54, no. 2, pp. 303-33, Aug. 1987.
21. J.F. Bard, "A multiobjective methodology for selecting subsystem automation options," Management Science, vol. 32, no. 12, pp. 1628-1041, 1986.
22. J. Montusiewicz and A. Osyczka, "A decomposition strategy for multicriteria optimization with application to machine tool design," Engineering Costs and Production Economics, vol. 20, pp. 191-202, 1990.
23. J. Hoogerbrugge and H. Corporaal, "Automatic synthesis of transport triggered processors," Proc. First Ann. Conf. Advanced School for Computing and Imaging, Heijen, The Netherlands, May 1995.
24. J.M. Mulder and R.J. Portier, "Cost-effective design of application-specific VLIW processors using the SCARCE framework," Proc. 22nd Workshop on Microprogramming and Microarchitectures, Aug. 1989.
25. N.D. Holmes and D.D. Gajski, "Architectural exploration for datapaths with memory hierarchy," Proc. Eur. Des. Test Conf (EDTC), pp. 340-344, 1995.
26. O. Bentz, J.M. Rabaey, and D. Lidsky, "A dynamic design estimation and exploration environment," Proc. 34th ACM Design Automation Conf. (DAC), pp. 190-195, June 1997.
27. L. Guerra, M. Potkonjak, and J. Rabaey, "A methodology for guided behavioral-level optimization," Proc. 35th ACM Design Automation Conf. (DAC), pp. 309-314, June 1998.
28. H.P. Peixoto, et al., "The design space layer: Supporting early design space exploration for core-based design," Proc. Design and Test in Europe (DATE), pp. 676-683, Mar. 1999.