A system-level approach to hardware reconfigurable systems

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages 298-301

  Haubelt, Christian ^a   Otto, Stephan ^a   Grabbe, Cornelia ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER HARDWARE; EMBEDDED SYSTEMS; STRUCTURAL DESIGN;

ARCHITECTURE MODELING; DESIGN PROCESS; DESIGN SPACE EXPLORATION; DISTRIBUTED HARDWARE; EXPLICIT COMMUNICATION; HARDWARE RECONFIGURABLE SYSTEMS; SYSTEM-LEVEL APPROACH; TIME MULTIPLEXED;

RECONFIGURABLE HARDWARE;

EID: 84861440285     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120853     Document Type: Conference Paper

References (9)

1. V. Baumgarten, F. May, A. Niickel,.M. Vorbach, and M. Wein-hardt. PACT XPP - A Self-Reconfigurable Data Processing Architecture. In ERSA. 2001.
2. S. Bleuler, M. Laumanns, L. Thiele, and E. Zitsler. PISA - A Platform and Programming Language Independent Interface for Search Algorithms. In Proc. of EMO'03, pages 494-508, 2003.
3. T. Blickle, J. Teich, and L. Thiele. System-Level Synthesis Using Evolutionary Algorithms. In R. Gupta, editor, Design Automation for Embedded Systems, 3, pages 23-62. Kluwer, Jan. 1998.
4. C Bobda. Synthesis of Dataflow Graphs for Reconfigurable Systems Using Temporal Partitioning and Temporal Placement. PhD thesis, University of Paderborn, May 2003.
5. Chameleon Systems. CS2000 Reconftgurable Communications Processor, Family Product Brief, 2000.
6. R. P. Dick and N. K. Jha. CORDS: Hardware-Software Co-Synthesis of Reconfigurable Real-Time Distributed Embedded Systems. In Proc. of the Int. Conf. on CAD. pages 62-67, 1998.
7. C Haubelt, D. Koch, and J. Teich. ReCoNet: Modeling and Implementation of Fault Tolerant Distributed Reconfigurable Hardware. In Proc. of SBCCI'2003, pages 343-348, Sao Paulo, Brazil, 2003.
8. B. Mei, P. Schaumont, and S. Vemalde. A Hardware-Software Partitioning and Scheduling Algorithm for Dynamically Reconfigurable Embedded Systems. In Proc. of ProRISC 2000, 2000.
9. I. Quaiss, S. Govindarajan, V. Snnivasan, M. Kaul, and R. Vemuri. An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi FPGA Architectures. In Proc. of RAW'98, pp.31-36, 1998.