MARTE profile extension for modeling dynamic power management of embedded systems

Journal of Systems Architecture

Volumn 58, Issue 5, 2012, Pages 209-219

  Arpinen, Tero ^a   Salminen, Erno ^a   Hämäläinen, Timo D ^a   Hännikäinen, Marko ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

Dynamic power management; MARTE; System on chip

Indexed keywords

COMPLEX DYNAMICS; DYNAMIC POWER MANAGEMENT; MARTE; MODELING AND ANALYSIS; NON FUNCTIONAL PROPERTIES; OBJECT MANAGEMENT GROUPS; OPERATIONAL MODES; POWER CHARACTERISTIC; POWER CONFIGURATION; REAL-TIME AND EMBEDDED SYSTEMS; STATE MACHINE; SYSTEM ON CHIPS; TIME VARIANT; UML MODEL; UML PROFILES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ENERGY DISSIPATION; UNIFIED MODELING LANGUAGE;

EMBEDDED SYSTEMS;

EID: 84861234632     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2011.01.003     Document Type: Article

References (29)

1. L. Benini, A. Bogliolo, and G.D. Micheli A survey of design techniques for system-level dynamic power management IEEE Transactions on VLSI Systems 8 3 2000 299 316
2. S.J. Mellor, A.N. Clark, and T. Futagami Guest editors' introduction: model-driven development IEEE Software 20 5 2003 14 18
3. Object Management Group, OMG Unified Modeling Language (OMG UML) Superstructure, V2.1.2, November
4. Object Management Group Web-pages: .
5. G. Martin, and W. Mueller UML for SOC Design 2005 Springer
6. Object Management Group, UML Profile for MARTE: Modeling and Analysis of Real-Time Embedded Systems, Version 1.0, November 2009.
7. Object Management Group, OMG Systems Modeling Language (SysML) Specification, September 2007.
8. Object Management Group, UML Profile for Schedulability, Performance, and Time Specification, Version 1.1, January 2005.
9. Object Management Group, UML Profile for System on a Chip (SoC) Specification, Version 1.0, June 2006.
10. P. Kukkala, J. Riihimäki, M. Hännikäinen, T.D. Hämäläinen, K. Kronlöf, UML 2.0 Profile for Embedded System Design, in: Design Automation and Test in Europe (DATE), 2005, pp. 710-715. (Pubitemid 44172076)
11. G. Martin, L. Lavagno, J. Louis-Guerin, Embedded UML: A Merger of Real-Time UML and Co-Design, in: International Symposium on Hardware/Software Codesign (CODES), 2001, pp. 23-28. (Pubitemid 32864376)
12. R. Chen, M. Sgroi, L. Lavagno, G. Martin, A. Sangiovanni-Vincentelli, and J. Rabaey UML for Real: Design of Embedded Real-Time Systems 2003 Kluwer Academic Publishers Chapter UML and platform-based design, pp. 107-126
13. P. Tessier, G. Gerard, C. Mraidha, F. Terrier, J.-M. Geib, A component-based methodology for embedded system prototyping, in: IEEE International Workshop on Rapid System Prototyping, 2003, pp. 9-15.
14. B. Selic Using UML for modelling complex real-time systems LNCS 1474 1998 Springer-Verlag 250 260 (Pubitemid 128143109)
15. P. Green, M. Edwards, and S. Essa HASoC - towards a new method for system-on-a-chip development Design Automation for Embedded Systems 6 4 2002 333 353 (Pubitemid 34950682)
16. T. Arpinen, E. Salminen, T.D. Hämäläinen, M. Hännikäinen, Extension to MARTE profile for modeling dynamic power management of embedded systems, in: First Workshop on Model Based Engineering for Embedded Systems Desing (M-BED), 2010, pp. 1-6.
17. I.R. Qadri, A. Gamatie, P. Boulet, J.-L. Dekeyser, Modeling of configurations for embedded system implementations in MARTE, in: First Workshop on Model Based Engineering for Embedded Systems Desing (M-BED), 2010, pp. 11-16.
18. J. Rabaey Low Power Design Essentials 2009 Springer
19. M. Pedram, and J. Rabaey Power Aware Design Methodologies 2002 Kluwer Academic Publishers
20. K. Keutzer, A. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli System-level design: orthogonalization of concerns and platform-based design IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19 12 2000 1523 1543 (Pubitemid 32870317)
21. F. Lagarde, H. Espinoza, F. Terrier, S. Gérard, Improving UML profile design practices by leveraging conceptual domain models, in: IEEE/ACM International Conference on Automated Software Engineering (ASE), 2007, pp. 445-448.
22. Object Management Group, Meta Object Facility (MOF) Core Specification, Version 2.0, January 2006.
23. Object Management Group, Object Constraint Language Version 2.0 Specification, May 2006.
24. T. Arpinen, E. Salminen, T.D. Hämäläinen, M. Hännikäinen, Performance evaluation of UML2-modeled embedded streaming applications with system-level simulation, EURASIP Journal on Embedded Systems, Special Issue on Design and Architectures for Signal and Image Processing, 2009.
25. No Magic, Inc., MagicDraw User's Manual Version 16.5, 2009.
26. J. Montanaro A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor IEEE Journal of Solid-State Circuits 31 11 1996 49 62
27. P. Kukkala, T. Arpinen, M. Setälä, M. Hännikäinen, T.D. Hämäläinen, Dynamic power management with runtime process remapping for UML 2.0 Applications, in: IST/SPIE 19th Annual Symposium on Electronic Imaging, 2007.
28. T. Arpinen, P. Kukkala, E. Salminen, M. Hännikäinen, T.D. Hämäläinen, Configurable multiprocessor platform with RTOS for distributed execution of UML 2.0 designed applications, in: Design Automation and Test in Europe (DATE), 2006, pp. 1324-1329.
29. E. Salminen, T. Kangas, T.D. Hämäläinen, J. Riihimäki, V. Lahtinen, and K. Kuusilinna HIBI communication network for system-on-chip Journal of VLSI Signal Processing 43 2-3 2006 185 205 (Pubitemid 43823907)