DC-DC converter for high granularity, sub-string MPPT in photovoltaic applications using a virtual-parallel connection

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn , Issue , 2012, Pages 86-92

  Poshtkouhi, Shahab ^a   Biswas, Avishek ^b   Trescases, Olivier ^a  

^a UNIVERSITY OF TORONTO   (Canada)

^b INDIAN INSTITUTE OF TECHNOLOGY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

3-D MODELING; AUXILIARY PHASIS; ENERGY FORECASTING; ENERGY YIELDS; HIGH GRANULARITY; OUTPUT CAPACITOR; OUTPUT VOLTAGE RIPPLE; PARALLEL-CONNECTED; PHOTOVOLTAIC APPLICATIONS; POWER EFFICIENT; PV INSTALLATIONS; PV MODULES; PV PANEL; SERIES CONFIGURATION; SUBSTRING; SYSTEM RELIABILITY; TEST CASE;

DC-DC CONVERTERS; ELECTRIC CONNECTORS; EXHIBITIONS; HVDC POWER TRANSMISSION; PHOTOVOLTAIC CELLS; POWER ELECTRONICS; THREE DIMENSIONAL;

PHOTOVOLTAIC EFFECTS;

EID: 84860209371     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APEC.2012.6165802     Document Type: Conference Paper

References (17)

1. L. Gao, R. Dougal, S. Liu, and A. Iotova, "Parallel-connected solar pv system to address partial and rapidly fluctuating shadow conditions, "IEEE Transactions on Industrial Electronics, vol. 56, no. 5, pp. 1548-1556, May 2009.
2. "Solgate Inc. Photovoltaic Modules," Solgate Datasheet, 2009, available http://www.solgate.ca/documents/.
3. L. Linares, R. Erickson, S. MacAlpine, and M. Brandemuehl, "Improved energy capture in series string photovoltaics via smart distributed power electronics," in IEEE Applied Power Electronics Conference and Exposition, 2009, pp. 904-910.
4. G. Walker, J. Xue, and P. Sernia, "PV string per-module maximum power point enabling converters," in Australasian Universities Power Engineering Conference, 2003.
5. G. Walker and J. Pierce, "Photovoltaic DC-DC module integrated converter for novel cascaded and bypass grid connection topologies - design and optimization," in IEEE Power Electronics Specialists Conference, 2006, pp. 1-7.
6. S. Bibian and H. Jin, "Cascaded dc-dc converter connection of photovoltaic modules," IEEE Transactions on Power Electronics, vol. 19, no. 4, pp. 1130-1139, July 2004.
7. N. Femia, G. Lisi, G. Petrone, G. Spagnuolo, and M. Vitelli, "Distributed maximum power point tracking of photovoltaic arrays: Novel approach and system analysis," IEEE Transactions on Industrial Electronics, vol. 55, no. 7, pp. 2610-2621, July 2008.
8. E. Roman, R. Alonso, P. Ibanez, S. Elorduizapatarietxe, and D. Goitia, "Intelligent pv module for grid-connected pv systems," IEEE Transactions on Industrial Electronics, vol. 53, no. 4, pp. 1066-1073, June 2006.
9. S. Poshtkouhi, V. Palaniappan, M. Fard, and O. Trescases, "A general approach for quantifying the benefit of distributed power electronics for fine grained mppt in photovoltaic applications using 3d modeling," IEEE Transactions on Power Electronics, vol. PP, no. 99, p. 1, 2011.
10. G. Bettenwort, T. Blo, C. Merz, J. Laschinski, S. Thon, and S. Zanger, "Benchmarking the different pv system concepts focussing on their total cost of ownership," in 25th European Photovoltaic Solar Energy Conference and Exhibition / 5th World Conference on Photovoltaic Energy Conversion, 2010, pp. 3708- 3714.
11. M. Villalva, J. Gazoli, and E. Filho, "Comprehensive approach to modeling and simulation of photovoltaic arrays," IEEE Transactions on Power Electronics, vol. 24, no. 5, pp. 1198-1208, May 2009.
12. H. Patel and V. Agarwal, "Matlab-based modeling to study the effects of partial shading on pv array characteristics," IEEE Transactions on Energy Conversion, vol. 23, no. 1, pp. 302-310, March 2008.
13. R. Erickson and A. Rogers, "A microinverter for building-integrated photovoltaics," in IEEE Applied Power Electronics Conference and Exposition, 2009, pp. 911-917.
14. "Solarsystem," A. Winter, D.E. Patent 102 19 956, April 30, 2003.
15. J. Shen, K. Rigbers, and R. De Doncker, "A novel phase-interleaving algorithm for multiterminal systems," IEEE Transactions on Power Electronics, vol. 25, no. 3, pp. 741-750, March 2010.
16. A. Peterchev, J. Xiao, and S. Sanders, "Architecture and ic implementation of a digital vrm controller," IEEE Transactions on Power Electronics, vol. 18, no. 1, pp. 356-364, Jan 2003.
17. O. Trescases, G. Wei, and W. T. Ng, "A segmented digital pulse width modulator with self-calibration for low-power smps," in IEEE Conference on Electron Devices and Solid-State Circuits, Dec 2005, pp. 367-370.