60 GHz low noise amplifiers with 1 kV CDM protection in 40 nm LP CMOS

2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, SiRF 2012 - Digest of Papers

Volumn , Issue , 2012, Pages 9-12

  Raczkowski, Kuba ^a,b   Thijs, Steven ^a   Tseng, Jen Chou ^c   Chang, Tzu Heng ^c   Song, Ming Hsiang ^c   Linten, Dimitri ^a   Nauwelaers, Bart ^b   Wambacq, Piet ^a  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

EASE OF USE; ESD PROTECTION; MM-WAVE; PHASED ARRAY RECEIVER;

ELECTROSTATIC DEVICES; ELECTROSTATIC DISCHARGE; MONOLITHIC INTEGRATED CIRCUITS;

LOW NOISE AMPLIFIERS;

EID: 84858717193     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SiRF.2012.6160126     Document Type: Conference Paper

References (12)

1. S. Emami et al., "A 60GHz CMOS phased-array transceiver pair for multi-Gb/s wireless communications," in Proc. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), 2011, pp. 164-166.
2. K. Raczkowski et al., "50-to-67GHz ESD-protected power amplifiers in digital 45nm LP CMOS," in Proc. IEEE Int. Solid-State Circuits Conf. - Digest of Technical Papers ISSCC 2009, 2009, pp. 382-383.
3. S. Thijs et al., "Inductor-based ESD protection under CDM-like ESD stress conditions for RF applications," in Proc. IEEE Custom Integrated Circuits Conf. CICC 2008, 2008, pp. 49-52.
4. Field-Induced Charged- Device Model Test Method for ESD- Withstand Thresholds of Microelectronic Components, JEDEC standard Std. [Online]. Available: http://www.jedec.org/download/search/22c101D.pdf
5. H. Gieser and M. Haunschild, "Very fast transmission line pulsing of integrated structures and the charged device model," IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part C, vol. 21, no. 4, pp. 278-285, 1998.
6. M. D. Ker, C. Y. Lin, and Y. W. Hsiao, "Overview on ESD Protection Designs of Low Parasitic Capacitance for RF ICs in CMOS Technologies," IEEE Trans. Device Mater. Rel., no. 99, 2011, early Access.
7. J.-D. Park and A. M. Niknejad, "Ladder-shaped network for ESD protection of millimetre-wave CMOS ICs," Electronics Letters, vol. 45, no. 15, pp. 795-797, 2009.
8. T. Yao et al., "Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio," IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1044-1057, 2007.
9. T. O. Dickson et al., "The Invariance of Characteristic Current Densities in Nanoscale MOSFETs and Its Impact on Algorithmic Design Methodologies and Design Porting of Si(Ge) (Bi)CMOS High-Speed Building Blocks," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1830-1845, 2006.
10. D. M. Pozar, Microwave Engineering. Wiley, 1998.
11. M.-D. Ker and Y.-W. Hsiao, "ESD Protection Design With Low-Capacitance Consideration for High-Speed/High-Frequency I/O Interfaces in Integrated Circuits," Recent Patents on Engineering, vol. 1, no. 2, pp. 131-145, June 2007.
12. M. Scholz et al., "Calibrated wafer-level HBM measurements for quasi-static and transient device analysis," in Proc. EOS/ESD 29th Electrical Overstress/Electrostatic Discharge Symp, 2007.