A detailed model for a high-mix low-volume ASIC fab

Proceedings - Winter Simulation Conference

Volumn , Issue , 2011, Pages 1948-1958

  Gissrau, Mike ^a   Rose, Oliver ^b  

^a X FAB Dresden GmbH and Co KG   (Germany)

^b DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DATA QUALITY; DETAILED MODELS; FACTORY PERFORMANCE; MODEL GENERATION; MODELING PROCESS; MODELING TOOL; OPTIMIZATION APPROACH; SEMI-CONDUCTOR FABRICATION; VERIFICATION AND VALIDATION;

CIRCUIT SIMULATION; SOFTWARE ENGINEERING;

BENCHMARKING;

EID: 84858022387     PISSN: 08917736     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WSC.2011.6147909     Document Type: Conference Paper

References (9)

1. Allen, A. O. 1990. Probability, statistics, and queueing theory : with computer science applications. 2nd ed. Acad. Press.
2. Fowler, J., and J. Robinson. 1995. "Measurement and improvement of manufacturing capacities (mimac): Final report". Technical Report 95062861A-TR, SEMATECH, Austin.
3. Law, A. M., and W. D. Kelton. 2000. Simulation Modeling & Analysis. 3rd ed. New York: McGraw-Hill, Inc.
4. Rose, O. 2001, December. "The Shortest Processing Time First Dispatch Rule and some Variants in Semiconductor Manufacturing". In Proceedings of the 2001 Winter Simulation Conference, edited by B. A. Peters, J. S. Smith, D. J. Medeiros, and M. W. Rohrer, 1220-1224. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
5. Rose, O. 2002, December. "Some Issues of the Critical Ratio Dispatch Rule in Semiconductor Manufacturing". In Proceedings of the 2002 Winter Simulation Conference, edited by E. Yücesan, C. H. Chen, J. L. Snowdon, and J. M. Charnes, 1401-1405. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
6. Rose, O. 2003, December. "Accelerating Products under Due Date Oriented Dispatching Rules in Semiconductor Manufacturing". In Proceedings of the 2003 Winter Simulation Conference, edited by S. Chick,P. J. Sánchez, D. Ferrin, and D. J. Morrice, 1346-1350. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
7. Rose, O. 2004, December. "Modeling Tool Failures in Semiconductor Fab Simulation". In Proceedings of the 2004 Winter Simulation Conference, edited by R. G. Ingalls, M. D. Rossetti, J. S. Smith, and B. A. Peters, 1910 - 1914. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc.
8. Stoerle, H. 2007. UML 2 für Studenten (UML 2 for Students). Pearson.
9. Wein, L. M. 1988. "Scheduling semiconductor wafer fabrication". In IEEE Transactions on Semiconductor Manufacturing, 115-130.