Novel VLSI implementation for triplet-based spike-timing dependent plasticity

Proceedings of the 2011 7th International Conference on Intelligent Sensors, Sensor Networks and Information Processing, ISSNIP 2011

Volumn , Issue , 2011, Pages 158-162

  Azghadi, Mostafa Rahimi ^a   Kavehei, Omid ^a   Al Sarawi, Said ^a   Iannella, Nicolangelo ^a   Abbott, Derek ^a  

^a UNIVERSITY OF ADELAIDE   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS PROCESSS; EXPERIMENTAL DATA; EXPERIMENTAL MEASUREMENTS; EXPERIMENTAL OBSERVATION; LEARNING AND MEMORY; LEARNING RULES; REPETITION FREQUENCY; SPIKE-TIMING-DEPENDENT PLASTICITY; SYNAPTIC WEIGHT; TEMPORAL DIFFERENCES; VLSI IMPLEMENTATION;

CMOS INTEGRATED CIRCUITS; DATA PROCESSING; INTELLIGENT CONTROL; PLASTICITY; SENSOR NETWORKS; SMART SENSORS;

VLSI CIRCUITS;

EID: 84857951619     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSNIP.2011.6146525     Document Type: Conference Paper

References (11)

1. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Transactions on Neural Networks, vol. 17, no. 1, pp. 211-221, 2006. (Pubitemid 43272460)
2. J. Pfister and W. Gerstner, "Triplets of spikes in a model of spike timingdependent plasticity," The Journal of Neuroscience, vol. 26, no. 38, pp. 9673-9682, 2006. (Pubitemid 44427706)
3. G. Bi and M. Poo, "Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type," The Journal of Neuroscience, vol. 18, no. 24, pp. 10 464-10 472, 1998. (Pubitemid 29016566)
4. P. Sjöström, G. Turrigiano, and S. Nelson, "Rate, timing, and cooperativity jointly determine cortical synaptic plasticity," Neuron, vol. 32, no. 6, pp. 1149-1164, 2001. (Pubitemid 34075403)
5. H. Wang, R. Gerkin, D. Nauen, and G. Bi, "Coactivation and timingdependent integration of synaptic potentiation and depression," Nature Neuroscience, vol. 8, no. 2, pp. 187-193, 2005. (Pubitemid 40194049)
6. R. Froemke and Y. Dan, "Spike-timing-dependent synaptic modification induced by natural spike trains," Nature, vol. 416, no. 6879, pp. 433-438, 2002. (Pubitemid 34272878)
7. A. Bofill-I-Petit and A. Murray, "Synchrony detection and amplification by silicon neurons with STDP synapses." IEEE Transactions on Neural Networks, vol. 15, no. 5, p. 1296, 2004.
8. K. Cameron, V. Boonsobhak, A. Murray, and D. Renshaw, "Spike timing dependent plasticity (STDP) can ameliorate process variations in neuromorphic VLSI," IEEE Transactions on Neural Networks, vol. 16, no. 6, pp. 1626-1637, 2005. (Pubitemid 41709658)
9. H. Tanaka, T. Morie, and K. Aihara, "A CMOS spiking neural network circuit with symmetric/asymmetric STDP function," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E92-A, no. 7, pp. 1690-1698, 2009.
10. S. Song, K. Miller, and L. Abbott, "Competitive Hebbian learning through spike-timing-dependent synaptic plasticity," Nature Neuroscience, vol. 3, pp. 919-926, 2000.
11. C. Mayr, M. Noack, J. Partzsch, and R. Schuffny, "Replicating experimental spike and rate based neural learning in CMOS," in Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), 2010, pp. 105-108.