A 20GHz ILFD with locking range of 31% for divide-by-4 and 15% for divide-by-8 using progressive mixing

2011 Proceedings of Technical Papers: IEEE Asian Solid-State Circuits Conference 2011, A-SSCC 2011

Volumn , Issue , 2011, Pages 85-88

  Musa, Ahmed ^a   Okada, Kenichi ^a   Matsuzawa, Akira ^a  

^a TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS PROCESSS; CONVENTIONAL METHODS; INJECTION EFFECTS; INJECTION LOCKED FREQUENCY DIVIDER; LOCKING RANGE; MIXING PROCESS; WIDE LOCKING RANGE;

CMOS INTEGRATED CIRCUITS; FREQUENCY DIVIDING CIRCUITS; MIXING;

DIRECT INJECTION;

EID: 84856346442     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2011.6123610     Document Type: Conference Paper

References (11)

1. A. Musa, R. Murakami, T. Sato, W. Chiavipas, K. Okada, and A. Matsuzawa, "A 58-63.6GHz Quadrature PLL Frequency Synthesizer in 65nm CMOS," in Proceedings of IEEE Asian Solid-State Circuits Conference Digest of Technical Papers, Nov. 2010, pp. 189-192.
2. J. Lee and B. Razavi, "A 40-GHz frequency divider in 0.18-μm CMOS technology," IEEE Journal of Solid-State Circuits, vol. 39, no. 4, pp. 594 - 601, April 2004.
3. P. Mayr, C. Weyers, and U. Langmann, "A 90GHz 65nm CMOS Injection-Locked Frequency Divider," in IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 2007, pp. 198-199.
4. Z.-D. Huang, C.-Y. Wu, and B.-C. Huang, "Design of 24-GHz 0.8-V 1.51-mW Coupling Current-Mode Injection-Locked Frequency Divider With Wide Locking Range," IEEE Transactions on Microwave Theory and Techniques, vol. 57, no. 8, pp. 1948-1958, Aug. 2009.
5. K. Yamamoto and M. Fujishima, "70GHz CMOS Harmonic Injection- Locked Divider," in IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 2006, pp. 2472-2481.
6. C.-C. Chen, H.-W. Tsao, and H. Wang, "Design and Analysis of CMOS Frequency Dividers With Wide Input Locking Ranges," IEEE Transactions on Microwave Theory and Techniques, vol. 57, no. 12, pp. 3060-3069, Dec. 2009.
7. S. Hara, K. Okada, and A. Matsuzawa, "10MHz to 7GHz quadrature signal generation using a divide-by-4/3, -3/2, -5/3, -2, -5/2, -3, -4, and -5 injection-locked frequency divider," in Symposium on VLSI Circuits, Digest of Technical Papers, June 2010, pp. 51-52.
8. F. Huang, D. Lin, H. Wang, W. Chiu, and Y. Chan, "20 GHz CMOS injection-locked frequency divider with variable division ratio," in IEEE Radio Frequency Integrated Circuits Symposium, Digest of Papers, June 2005, pp. 469-472.
9. M. Acar, D. Leenaerts, and B. Nauta, "A wide-band CMOS injection-locked frequency divider," in IEEE Radio Frequency Integrated Circuits Symposium, Digest of Papers, June 2004, pp. 211-214.
10. B. Razavi, "A Study of Injection Locking and Pulling in Oscillators," IEEE Journal of Solid-State Circuits, vol. 39, no. 9, pp. 1415-1424, Sept. 2004.
11. C.-C. Chen, C.-H. Wang, B.-J. Huang, H.-W. Tsao, and H. Wang, "A 24-GHz divide-by-4 injection-locked frequency divider in 0.13-μm CMOS technology," in Proceedings of IEEE Asian Solid-State Circuits Conference Digest of Technical Papers, Nov. 2007, pp. 340-343.