A self-calibration circuit for a neural spike recording channel

2011 IEEE Biomedical Circuits and Systems Conference, BioCAS 2011

Volumn , Issue , 2011, Pages 464-467

  Rodríguez Pérez, Alberto ^a   Ruiz Amaya, Jesús ^a   Delgado Restituto, Manuel ^a   Sawan, Mohamad ^b   Rodríguez Vázquez, Ángel ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

^b ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BAND PASS; CALIBRATION PROCEDURE; DIGITAL PROCESSORS; INPUT VOLTAGE RANGES; NEURAL SPIKE; PROCESS VARIATION; PROGRAMMABLE GAIN AMPLIFIER; RECORDING CHANNELS; SELF CALIBRATION; SIGNAL ACQUISITIONS;

ANALOG TO DIGITAL CONVERSION; BANDPASS FILTERS; CALIBRATION; DIFFERENTIAL AMPLIFIERS; DIGITAL SIGNAL PROCESSORS; NEURAL NETWORKS; PROGRAMMED CONTROL SYSTEMS; SIGNAL GENERATORS;

SIGNAL PROCESSING;

EID: 84855649811     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BioCAS.2011.6107828     Document Type: Conference Paper

References (12)

1. R. R. Harrison et al., "A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System," IEEE J. Solid-State Circ., vol. 42(1), pp. 123-133, Jan. 2007.
2. M.S. Chae et al., "A 128-Channel 6mW Wireless Neural Recording IC With Spike Feature Extraction and UWB Transmitter," IEEE T. on Neural Systems and Rehabilitation Eng., vol. 17(4), pp. 312-321, Aug. 2009.
3. B. Gosselin et al., "A Mixed-Signal Multichip Neural Recording Interface with Bandwidth Reduction," IEEE T. Biomed. Circ. Sys., vol. 3(3), pp. 129-141. June 2009.
4. A. M. Sodagar et al., "An Implantable 64-Channel Wireless Microsystem for Single-Unit Neural Recording," IEEE J. Solid- State Circ., vol. 44(9), pp. 2591-2604, Sept. 2009.
5. F. Shahrokhi et al., "The 128-Channel Fully Differential Digital Integrated Neural Recording and Stimulation Interface," in IEEE Trans. on Biomedical Circuits and Systems, vol. 4(3), pp. 149-161, June 2010.
6. S. B. Lee et al., "An Inductively Powered Scalable 32-Channel Wireless Neural Recording System-on-a-Chip for Neuroscience Applications," in IEEE ISSCC 2010, pp. 120-123. Feb. 2010.
7. S. Rai et al., "A 500uW Neural Tag with 2uVrms AFE and Frequency- Multipying MICS/ISM FSK Transmitter," in IEEE ISSCC 2009, pp. 212-214. Feb. 2009.
8. X. Zou et al., "A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface Chip," in IEEE J. on Solid-State Circuits, vol. 44(4), pp. 1067-1077, April 2009.
9. R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications", IEEE J. Solid-State Circ., vol. 38, no. 3, pp. 958-965, June 2003.
10. J. Ruiz-Amaya et al., "A comparative study of low-noise amplifiers for neural applications," in Int. Conf. on Microelectronics (ICM 2010), pp. 327-330, Dec. 2010.
11. A. Rodríguez-Pérez et al., "A Power Efficient Neural Spike Recording Channel with Data Bandwitdh Reduction," in IEEE ISCAS 2011, pp. 1704-1707, May 2011.
12. A. M. Kamboh and A. J. Mason, "On-chip Feature Extraction for Spike Sorting in High Density Implantable Neural Recording Systems," in IEEE BIOCAS 2010), pp. 13-16. Nov. 2010.