A power efficient neural spike recording channel with data bandwidth reduction

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2011, Pages 1704-1707

  Rodríguez Pérez, Alberto ^a   Ruiz Amaya, Jesús ^a   Rodríguez Rodríguez, José Antonio ^a   Delgado Restituto, Manuel ^a   Rodríguez Vázquez, Ángel ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ADDED VALUES; ANALOG BLOCKS; BINARY SEARCH; COMPRESSION MECHANISM; DATA BANDWIDTH; DATA CONVERTER; EXTRACTION OPERATION; FIRST-ORDER; LOW POWER; MIXED SIGNAL; NEURAL SPIKE; OPERATION MODE; POWER EFFICIENT; RECORDING CHANNELS; SELF CALIBRATION; SIGNAL TRACKING; STANDARD CMOS; WAVE FORMS;

BANDWIDTH COMPRESSION; FEATURE EXTRACTION; LOW NOISE AMPLIFIERS; NEURAL NETWORKS;

DATA COMPRESSION;

EID: 79960859211     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2011.5937910     Document Type: Conference Paper

References (10)

1. R. R. Harrison, et al., "A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System," IEEE J. Solid-State Circ., vol. 42(1), pp. 123-133, Jan. 2007.
2. A. M. Sodagar, et al., "An Implantable 64-Channel Wireless Microsystem for Single-Unit Neural Recording," IEEE J. Solid-State Circ., vol. 44(9), pp. 2591-2604, Sept. 2009.
3. M.S. Chae, et al., "A 128-Channel 6mW Wireless Neural Recording IC With Spike Feature Extraction and UWB Transmitter," IEEE T. on Neural Systems and Rehabilitation Eng., vol. 17(4), pp. 312-321, Aug. 2009.
4. B. Gosselin, et al., "A Mixed-Signal Multichip Neural Recording Interface with Bandwidth Reduction," IEEE T. Biomed. Circ. Sys., vol. 3(3), pp. 129-141. June 2009.
5. A. Rodríguez-Pérez et al., "A Reconfigurable Neural Spike Recording Channel with Feature Extraction Capabilities," in IEEE Biomedical Circ. Sys. Conf., Nov. 2010.
6. B. Gosselin, M. Sawan and C. A. Chapman, "A low-power integrated bioamplifier with active low-frequency suppression", IEEE T. Biomed. Circ. & Syst., vol. 1, pp. 184-192, Sep. 2007.
7. R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications", IEEE J. Solid-State Circ., vol. 38, no. 3, pp. 958-965, June 2003.
8. W. Zhao, H. Li, Y. Zhang: "A Low-Noise Integrated Bioamplifier with Active DC Offset Suppression", IEEE T. Biomed. Circ. & Syst., pp. 5-8, Nov. 2009.
9. S. Rai et al., "A 500uW neural tag with 2uVrms AFE and frequencymultiplying MICS/ISM FSK transmitter," in IEEE Int. Solid-State Circuits Conference (ISSCC 2009), pp. 212-214, 2009.
10. A. Rodríguez-Pérez, et al., "A low-power reconfigurable ADC for biomedical sensor interfaces," in IEEE Biomedical Circ. Sys. Conf. 2009, pp. 253-256, Nov. 2009.