Closed loop selective harmonic elimination applied to a grid connected PWM converter with LCL filter

COBEP 2011 - 11th Brazilian Power Electronics Conference

Volumn , Issue , 2011, Pages 746-752

  Tibola, Jonas Roberto ^a   Pinheiro, Humberto ^a   De Camargo, Robinson Figueiredo ^a  

^a FEDERAL UNIVERSITY OF SANTA MARIA   (Brazil)

Author keywords

Closed loop Selective harmonic elimination; dq control; LCL filter; Three phase converters

Indexed keywords

CLOSED LOOPS; CONTROL STRATEGIES; DIGITAL PLL; DISCRETE MODELS; GRID CURRENT; GRID-CONNECTED PWM CONVERTERS; LCL FILTERS; LOOK UP TABLE; OFFLINE; PASSIVE DAMPING; PI CONTROLLER; SELECTIVE HARMONIC ELIMINATION; STEADY STATE ERRORS; SYNCHRONOUS FRAME; THREE-PHASE CONVERTER; TRANSCENDENTAL EQUATIONS;

HARMONIC ANALYSIS; TABLE LOOKUP;

POWER ELECTRONICS;

EID: 84255188728     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/COBEP.2011.6085282     Document Type: Conference Paper

References (15)

1. H. S. Patel, R. G. Hoft, "Generalized Techniques of Harmonic Elimination and Voltage Control in Thyristor Converters: Part I - Harmonic Elimination", IEEE Transactions on Industry Applications, vol. 9, no. 3, pp. 310-317, may 1973.
2. J. Chiasson, L. M. Tolbert, K. McKenzie, Z. Du, "A complete solution to the harmonic elimination problem", IEEE Transactions on Power Electronics, vol. 19, no. 2, pp. 491-499, March 2004.
3. Y. Sahali, M. K. Fellah, "Selective harmonic eliminated pulse-width modulation technique (SHE PWM) applied to three-level inverter/converter", IEEE International Symposium on Industrial Electronics, vol. 2, pp. 1112-1117, June 2003.
4. L. Li, D. Czarkowski, Y. Liu, P. Pillay, "Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters", IEEE Transactions on Industry Applications, vol. 36, no. 1, pp. 160-170, Jan./Feb.2000.
5. J. R. Wells, X. Geng, P. L. Chapman, P. T. Krein, B. M. Nee. "Modulation-Based Harmonic Elimination", IEEE Transactions on Power Electronics, vol. 22, no. 1, Jan. 2007.
6. V. Kaura, V. Blasko, "Operation of a phase locked loop system under distorted utility conditions", IEEE Transactions on Industry Applications, vol. 33, no. 1, pp. 58-63, Jan./Fev. 1997.
7. G. Chyun, J. C. Hung. "Phase-locked loop techniques - a survey", IEEE Transactions on Industrial Electronics, vol. 43, no. 6, pp. 609-615, Dec. 1996
8. C. Rech, R. F. Camargo, M. Campos, F. Salvadori, G. V. Leandro, J. C. O. Bolacell. "Impacto de métodos de sincronismo no desempenho de geradores de indução auto-excitados", Revista Controle & Automação, vol.19, No 4/ Out, Nov. and Dez. 2008
9. J. G. Kassakian, M. F. Schlecht, G. C. Verghese, Principles of Power Eletronics, Addison-Wesley Publishing Company, pg. 347-350, 1991, ISBN 0-201-09689-7.
10. F. Botterón, H. Pinheiro, "An improved discrete model for three-phase voltage-fed space vector modulated converters", IEEE COBEP'03 proc.: 911-922.
11. nd Annual Conference on Industrial Electronics, IECON 2006, pp. 2569-2574, Nov. 2006.
12. th European Conference on Power Electronics and Applications, 2009. EPE '09.
13. th International Design and Test Workshop (IDT), 2009
14. Standard for Interconnecting Distributed Resources with Electric Power Systems. IEEE-1547™ Institute of Electrical and Electronics Engineers, 2009.
15. WANG, T. C. et al. "Output filter design for a grid-connected three-phase inverter". PESC'03, Power Electronics Specialist Conference, vol. 2, p. 779-784, 2003.