메뉴 건너뛰기




Volumn 2774 PART 2, Issue , 2003, Pages 169-175

A convolutional neural network VLSI for image recognition using merged/mixed analog-digital architecture

Author keywords

[No Author keywords available]

Indexed keywords

CONVOLUTION; FABRICATION; HIERARCHICAL SYSTEMS; NEURAL NETWORKS; PULSE WIDTH MODULATION; VISION; VLSI CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPUTER VISION; COUNTING CIRCUITS; ELECTRIC POWER UTILIZATION; IMAGE RECOGNITION; INTELLIGENT ROBOTS; KNOWLEDGE BASED SYSTEMS; NETWORK ARCHITECTURE; NETWORKS (CIRCUITS); PIXELS; RECONFIGURABLE HARDWARE; VOLTAGE CONTROL;

EID: 8344288170     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/978-3-540-45226-3_24     Document Type: Conference Paper
Times cited : (22)

References (5)
  • 1
    • 0020331278 scopus 로고
    • Neocognitron: A new algorithm for pattern recognition tolerant of deformations and shifts in position
    • Fukushima, K., Miyaké, S.: Neocognitron: A New Algorithm for Pattern Recognition Tolerant of Deformations and Shifts in Position. Pattern Recognition 15 (1982) 455-469
    • (1982) Pattern Recognition , vol.15 , pp. 455-469
    • Fukushima, K.1    Miyaké, S.2
  • 5
    • 0034832285 scopus 로고    scopus 로고
    • Merged analog-digital circuits using pulse modulation for intelligent SoC applications
    • Iwata, A., Morie, T., Nagata, M.: Merged Analog-Digital Circuits Using Pulse Modulation for Intelligent SoC Applications. IEICE Trans. Fundamentals. E84A (2001) 486-496
    • (2001) IEICE Trans. Fundamentals. , vol.E84A , pp. 486-496
    • Iwata, A.1    Morie, T.2    Nagata, M.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.