915-MHz wireless 64-channel neural recording SoC with programmable mixed-signal FIR filters

European Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 223-226

  Abdelhalim, Karim ^a   Genov, Roman ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CLOSED-LOOP; CMOS PROCESSS; DATA RATES; DC OFFSETS; FULLY DIFFERENTIAL AMPLIFIERS; FULLY INTEGRATED; LOW-DISTORTION; MAXIMUM OUTPUT POWER; MIXED SIGNAL; NEURAL RECORDINGS; RECORDING CHANNELS; SAR ADC; SUBTHRESHOLD; SYSTEM-ON-CHIP; WIRELESS TRANSMITTER;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; DC POWER TRANSMISSION; DIFFERENTIAL AMPLIFIERS; LOW PASS FILTERS; MICROPROCESSOR CHIPS; NEUROPHYSIOLOGY; PROGRAMMABLE LOGIC CONTROLLERS; TRANSMITTERS;

FIR FILTERS;

EID: 82955201575     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2011.6044947     Document Type: Conference Paper

References (7)

1. R R. Harrison, P T. Watkins, R J. Kier, R O. Lovejoy, D J. Black, Bradley Greger, and Florian Solzbacher, "A low-power integrated circuit for a wireless 100-electrode neural recording system," IEEE Journal of Solid-State Circuits, vol. 42, no. 1, pp. 123-133, January 2007.
2. A. Bonfanti, M. Ceravolo, G. Zambra, R. Gusmeroli, T. Borghi, A. Spinelli, and A. Lacaita, "A multi-channel low-power IC for neural spike recording with data compression and narrowband 400-MHz MC-FSK wireless transmission," IEEE European Solid-State Circuits Conference, Sept. 2010.
3. S. Lee, H. Lee, M. Kiani, U. Jow, and M. Ghovanloo, "An inductively powered scalable 32-channel wireless neural recording system-on-a-chip for neuroscience applications," IEEE International Solid-State Circuits Conference, pp. 120-121, Feb. 2010.
4. M S Chae, W Liu, Z Yang, T Chen, J Kim, M Sivaprakasam, and M Yuce, "A 128-channel 6mW wireless neural recording IC with on-the-fly spike sorting and UWB transmitter," IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 146-603, February 2008.
5. J. N. Y. Aziz, K. Abdelhalim, R. Shulyzki, B. L. Bardakjian, M. Derchansky, D. Serletis, P. L. Carlen, and R. Genov, "256-channel neural recording and delta compression microsystem with 3D electrodes," IEEE Journal of Solid-State Circuits, vol. 44, pp. 995-1005, March 2009.
6. J. Kang, D. T. Lin, L. Li, and M. P. Flynn, "A reconfigurable FIR filter embedded in a 9b successive approximately ADC," IEEE Custom Integrated Circuits Conference, pp. 711-714, September 2008.
7. S. Cho and A. P. Chandrakasan, "A 6.5-Ghz energy-efficient BFSK modulator for wireless sensor applications," IEEE Journal of Solid-State Circuits, vol. 39, no. 5, pp. 731-739, May 2004.