A neural network circuit using persistent interfacial conducting heterostructures

Journal of Applied Physics

Volumn 110, Issue 8, 2011, Pages

  Ueda, Michihito ^a   Kaneko, Yukihiro ^a   Nishitani, Yu ^a   Fujii, Eiji ^a  

^a PANASONIC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ADDER CIRCUIT; CONVERGENCE CHARACTERISTICS; EXCLUSIVE-OR; FERROELECTRIC POLARIZATION; LEARNING PROCESS; MINOR LOOP; NEURON CIRCUITS; NUMERICAL MODELS; PULSE VOLTAGE;

ADDERS; COMPUTER SIMULATION; CONVERGENCE OF NUMERICAL METHODS; CRYSTALS; DRAIN CURRENT; PEROVSKITE;

NEURAL NETWORKS;

EID: 80655146509     PISSN: 00218979     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.3653830     Document Type: Article

References (9)

1. T. Morie, O. Fujita, and Y. Amemiya, IEICE Trans. Electron. E75C, 303 (1992). 10.1587/translele.E75.C.303
2. O. Fujita and Y. Amemiya, IEEE Trans. Electron Devices 40, 2029 (1993). 10.1109/16.239745
3. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, Nano Lett. 10, 1297 (2010). 10.1021/nl904092h
4. S. M. Yoon, Y. Kurita, E. Tokumitsu, and H. Ishiwara, Jpn. J. Appl. Phys. 37, 1110 (1998). 10.1143/JJAP.37.1110
5. Y. Kato, Y. Kaneko, H. Tanaka, and Y. Shimada, Jpn. J. Appl. Phys. 47, 2719 (2008). 10.1143/JJAP.47.2719
6. Y. Kaneko, H. Tanaka, and Y. Kato, Jpn. J. Appl. Phys. 48, 09KA19 (2009). 10.1143/JJAP.48.09KA19
7. Y. Kaneko, H. Tanaka, M. Ueda, Y. Kato, and E. Fujii, IEEE Trans. Electron Devices 58, 1311 (2011). 10.1109/TED.2011.2110653
8. D. E. Rumelhart, G. E. Hinton, and R. J. Williams, Nature 323, 533 (1986). 10.1038/323533a0
9. See supplemental material at http://dx.doi.org/10.1063/1.3653830 E-JAPIAU-110-122120 fordetailed learning flow.