Managing complexity through abstraction: A refinement-based approach to formalize instruction set architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6991 LNCS, Issue , 2011, Pages 585-600

  Yuan, Fangfang ^a   Wright, Stephen ^a   Eder, Kerstin ^a   May, David ^b  

^a UNIVERSITY OF BRISTOL   (United Kingdom)

^b XMOS LTD   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATICALLY GENERATED; EVENT-B; FORMAL PROOFS; INDUSTRIAL PRACTICES; INSTRUCTION SET ARCHITECTURE; MODELING FRAMEWORKS; NATURAL LANGUAGES; PROOF OBLIGATIONS; SELF-CONSISTENCY; SEMI-FORMAL NOTATIONS; STEPWISE REFINEMENT;

COMPUTER ARCHITECTURE;

FORMAL METHODS;

EID: 80455162667     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-24559-6_39     Document Type: Conference Paper

References (24)

1. International Technology Roadmap for Semiconductors, chap. Design, p. 19 (2009), http://www.itrs.net
2. Abrial, J.R.: The B-book: Assigning Programs to Meanings. Cambridge University Press, New York (1996)
3. Abrial, J.R.: Modeling in Event-B: System and Software Engineering. Cambridge University Press, Cambridge (2010)
4. Abrial, J.R., Butler, M., Hallerstede, S., Hoang, T.S., Mehta, F., Voisin, L.: Rodin: An open toolset for modelling and reasoning in Event-B. STTT 12(6), 447-466 (2010)
5. ARM Ltd: ARM Architecture Refernce Manual, AMVv7-A and ARMv7-R edn.
6. Azevedo, R., Rigo, S., Bartholomeu, M., Araujo, G., Araujo, C., Barros, E.: The ArchC architecture description language and tools. Int. J. Parallel Program. 33, 453-484 (2005)
7. Bergeron, J.: Writing Testbenches: Functional Verification of HDL Models, 2nd edn. Springer, Heidelberg (2003)
8. Bowen, J.P.: Formal specification and documentation of microprocessor instruction sets. Microprocess. Microprogram 21(1-5), 223-230 (1987)
9. Chockler, H., Halpern, J.Y., Kupferman, O.: What causes a system to satisfy a specification? ACM Transactions on Computational Logic 9, 1-26 (2008)
10. Fox, A.: A HOL specification of the ARM instruction set architecture. Tech. Rep. UCAM-CL-TR-545, University of Cambridge, Computer Laboratory (June 2001)
11. Fox, A.: An algebraic framework for modelling and verifying microprocessors using HOL. Tech. Rep. UCAM-CL-TR-512, University of Cambridge, Computer Laboratory (March 2001)
12. Fox, A., Myreen, M.: A trustworthy monadic formalization of the ARMv7 instruction set architecture. Interactive Theorem Proving, ITP (2010)
13. Hallerstede, S.: On the purpose of Event-B proof obligations. Formal Aspects of Computing 23(1), 133-150 (2011)
14. Harman, N.A., Tucker, J.V.: Algebraic models and the correctness of microprocessors. In: Proceedings of the IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, pp. 92-108. Springer, Heidelberg (1993)
15. Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 3rd edn. Morgan Kaufmann, San Francisco (2002)
16. Jones, R.B., O'Leary, J.W., Seger, C.J.H., Aagaard, M.D., Melham, T.F.: Practical formal verification in microprocessor design. IEEE Design & Test of Computers 18(4), 16-25 (2001)
17. May, D.: The XMOS XS1 Architecture. XMOS Limited (2009)
18. Medeiros Jr., V., Déharbe, D.: Formal Modelling of a Microcontroller Instruction Set in B. In: Formal Methods: Foundations and Applications: 12th Brazilian Symposium on Formal Methods, pp. 282-289 (2009)
19. Page, D.: CRISP: A Cryptographic RISC Processor, pagecs.bris.ac.uk
20. ProB, http://www.stups.uni-duesseldorf.de/ProB/
21. Wile, B., Goss, J.C., Roesner, W.: Comprehensive Functional Verification. Morgan Kaufmann, San Francisco (2005)
22. Windley, P.J.: Specifying Instruction-Set Architectures in HOL: A Primer. In: Melham, T.F., Camilleri, J. (eds.) HUG 1994. LNCS, vol. 859, pp. 440-455. Springer, Heidelberg (1994)
23. Wright, S.: Automatic Generation of C from Event-B. In: IM FMT 2009 Workshop on Integration of Model-based Formal Methods and Tools (February 2009)
24. Wright, S., Eder, K.: Using Event-B to construct instruction set architectures. Formal Aspects of Computing 23(1), 73-89 (2010)